Deep-submicron noise

被引：0

作者：

MacDonald, JF ^{[1
]}

McBride, J

Nagaraj, NS

Zhang, XN

Shepard, KL

机构：

[1] Sun Microelect, Palo Alto, CA USA

[2] Hewlett Packards Engn Syst Lab, Ft Collins, CO USA

[3] Texas Instruments Inc, Dallas, TX USA

[4] Columbia Univ, New York, NY USA

[5] Metaflow Technol, La Jolla, CA USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1998年 / 15卷 / 04期

关键词：

D O I：

10.1109/MDT.1998.735931

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

[No abstract available]

引用

页码：82 / 88

页数：7

共 50 条

[41] Low power SOC in deep-submicron era
Lee, YT
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 421 - 421
[42] Scaling effects on deep-submicron vertical MOSFETs
Ahmadi, A
Rowlands, DD
Alam, K
MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
[43] Tools target deep-submicron interconnect delay
不详
IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 8 - 9
[44] Micromagnetics simulation of deep-submicron supermalloy disks
Dao, N
Whittenburg, SL
Cowburn, RP
JOURNAL OF APPLIED PHYSICS, 2001, 90 (10) : 5235 - 5237
[45] Fault clustering in deep-submicron CMOS processes
Schat, Jan
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1360 - 1363
[46] CONVERGENT LAYOUT OPTIMIZATION FOR DEEP-SUBMICRON DESIGNS
STEPTOE, K
ELECTRONIC ENGINEERING, 1995, 67 (821): : S41 - &
[47] Reliability improvement in deep-submicron nMOSFETs by deuterium
Watanabe, S
Tamura, Y
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 84 - 93
[48] Gate engineering for deep-submicron CMOS transistors
Yu, B
Ju, DH
Lee, WC
Kepler, N
King, TJ
Hu, CM
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1253 - 1262
[49] Interconnect strategy in deep-submicron DRAM technology
Wee, JK
Kim, SH
Park, YJ
Kim, SJ
Chung, JY
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 345 - 348
[50] DEEP-SUBMICRON STRUCTURES IN YBCO - FABRICATION AND MEASUREMENTS
VANDERHARG, AJM
VANDERDRIFT, E
HADLEY, P
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1995, 5 (02) : 1448 - 1451