Compact model for short channel symmetric doped double-gate MOSFETs

被引:74
作者
Cerdeira, Antonio [1 ]
Iniguez, Benjamin [2 ]
Estrada, Magali [1 ]
机构
[1] CINVESTAV, Dept Ingn Elect, Secc Elect Estado Solido, Mexico City, DF, Mexico
[2] Univ Rovira & Virgili, Dept Enginyeria Elect Elect & Automat, Tarragona, Spain
关键词
compact modeling; doped double-gate MOSFET; double-gate current modeling; short channel effects;
D O I
10.1016/j.sse.2008.03.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new compact model for currents in short channel symmetric double-gate MCSFETs is presented which considers a doped silicon layer in the range of concentrations between 10(14) and 3 x 10(18) cm(-3). The mobile charge density is calculated using analytical expressions obtained from modeling the surface potential and the difference of potentials at the surface and at the center of the Si doped layer without the need to solve any transcendental equations. Analytical expressions for the current-voltage characteristics are presented, as function of silicon layer impurity concentration, gate dielectric and silicon layer thickness, including variable mobility. The short channel effects included are velocity saturation, DIBL, V-T roll-off, channel length shortening and series resistance. Comparison of modeled with simulated characteristics obtained in ATLAS device simulator for the transfer characteristics in linear and saturation regions, as well for as output characteristics, show good agreement within the practical range of gate and drain voltages, as well as gate dielectric and silicon layer thicknesses. The model can be easily introduced in circuit simulators. (C) 2008 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1064 / 1070
页数:7
相关论文
共 11 条
[1]   Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs [J].
Cerdeira, A. ;
Moldovan, O. ;
Iniguez, B. ;
Estrada, M. .
SOLID-STATE ELECTRONICS, 2008, 52 (05) :830-837
[2]  
CERDEIRA A, 2007, ECS T, V9, P47
[3]  
CERDEIRA A, 2007, COMPACT MODEL SYMMET, P47
[4]  
Colinge J.P., 2004, SILICON ON INSULATOR
[5]   A comparative study of electrical characteristic on sub-10-nm double-gate MOSFETs [J].
Li, YM ;
Chou, HM .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (05) :645-647
[6]   Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications [J].
Moldovan, Oana ;
Cerdeira, Antonio ;
Jimenez, David ;
Raskin, Jean-Pierre ;
Kilchytska, Valeria ;
Flandre, Denis ;
Collaert, Nadine ;
Iniguez, Benjamin .
SOLID-STATE ELECTRONICS, 2007, 51 (05) :655-661
[7]   A review of core compact models for undoped double-gate SOI MOSFETs [J].
Ortiz-Conde, Adelmo ;
Garcia-Sanchez, Francisco J. ;
Muci, Juan ;
Malobabic, Slavica ;
Liou, Juin J. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) :131-140
[8]  
PREGALDINY F, 2006, NSTI NANOTECH 2006, V3, P686
[9]  
*SILV INT, 2007, DEV SIM ATLAS
[10]  
SONG J, 2007, IEEE INT SOI C CA OC