共 20 条
[1]
CACHE PERFORMANCE OF OPERATING SYSTEM AND MULTIPROGRAMMING WORKLOADS
[J].
ACM TRANSACTIONS ON COMPUTER SYSTEMS,
1988, 6 (04)
:393-431
[2]
GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator
[J].
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE,
2009,
:33-42
[3]
[Anonymous], 2005, SIGARCH Comput. Archit. News
[4]
Balasubramonian R., 2011, Multi-Core Cache Hierarchies, V1st
[5]
Beckmann BM, 2004, INT SYMP MICROARCH, P319
[6]
Bienia C., 2011, Benchmarking Modern Multiprocessors
[7]
Predictive sequential associative cache
[J].
SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS,
1996,
:244-253
[8]
Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
[9]
Chishti Z, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P55
[10]
Das S., ELSEVIER J IN PRESS