Dynamic associativity management using fellow sets

被引:6
作者
Das, Shirshendu [1 ]
Kapoor, Hemangee K. [1 ]
机构
[1] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati, India
来源
2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED) | 2013年
关键词
CMP; Victim Retention; NUCA; V-way; SYSTEM;
D O I
10.1109/ISED.2013.33
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The memory accesses of todays applications are non-uniformly distributed across the cache sets and as a result some sets of the cache are heavily used while some other sets remain underutilized. This paper presents CMP-SVR, an approach to dynamically increase the associativity of heavily used sets without increasing the cache size. It divides the last level cache (LLC) into two sections: normal storage (NT) and reserve storage (RT). Some number of ways (25% to 50%) from each set are reserved for RT and the remaining ways belongs to NT. The sets are divided into some groups called fellow-groups and a set can use the reserve ways of its fellow sets to increase its associativity during execution. An additional tag-array (SA-TGS) for RT has been used to make the searching easier and less expensive. SA-TGS is almost like an N-way set associative cache where its associativity depends on the number of reserve ways per set and the number of sets in a fellow-group. CMP-SVR has less storage, area and energy overhead as compared to the other techniques proposed for dynamic associativity management. Full system simulation shows on average of 8% improvement in cycles per instruction (CPI) and 28% improvement in miss-rate.
引用
收藏
页码:133 / 137
页数:5
相关论文
共 20 条
[1]   CACHE PERFORMANCE OF OPERATING SYSTEM AND MULTIPROGRAMMING WORKLOADS [J].
AGARWAL, A ;
HENNESSY, J ;
HOROWITZ, M .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1988, 6 (04) :393-431
[2]   GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator [J].
Agarwal, Niket ;
Krishna, Tushar ;
Peh, Li-Shiuan ;
Jha, Niraj K. .
ISPASS 2009: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2009, :33-42
[3]  
[Anonymous], 2005, SIGARCH Comput. Archit. News
[4]  
Balasubramonian R., 2011, Multi-Core Cache Hierarchies, V1st
[5]  
Beckmann BM, 2004, INT SYMP MICROARCH, P319
[6]  
Bienia C., 2011, Benchmarking Modern Multiprocessors
[7]   Predictive sequential associative cache [J].
Calder, B ;
Grunwald, D ;
Emer, J .
SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, :244-253
[8]  
Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
[9]  
Chishti Z, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P55
[10]  
Das S., ELSEVIER J IN PRESS