A programmable integrated digital controller for switching converters with dual-band switching and complex pole-zero compensation

被引：25

作者：

Chui, MYK ^{[1
]}

Ki, WH ^{[1
]}

Tsui, CY ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2005年 / 40卷 / 03期

关键词：

digital control; digital PID controller; switching converter;

D O I：

10.1109/JSSC.2005.843626

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design of a 0.6-mu m CMOS programmable integrated digital PID controller for a buck converter is presented. Several novel features are implemented. These include: 1) a dual-band switching scheme for sampling the output voltage for better output resolution; 2) a dual-band switching PWM generator with a modified tapped delay line for area efficiency; 3) a VCO driving a counter to serve as an ADC; 4) a programmable PID compensator employing variable integration times for enhancing accuracy and stability; and 5) complex pole-zero cancellation ill extending the bandwidth of the control loop. The converter is designed for variable output applications, and the fast digital loop achieves a tracking time of 50 mu s for a 1-V step change of the reference voltage. The converter switches at 1 MHz and attains a maximum efficiency of 90% when delivering a load of 125 mW.

引用

页码：772 / 780

页数：9

共 21 条

[1]

Astrom KJ, 1995, PID Controllers, V2nd

[2]

BOROS VB, 1977, IEEE POW EL SPEC, P135

[3]

Boudreaux RR, 1997, APPL POWER ELECT CO, P963, DOI 10.1109/APEC.1997.575764

[4] Energy minimization using multiple supply voltages [J].

Chang, JM ;

Pedram, M .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :436-443

[5]

Dancy AP, 1997, IEEE POWER ELECTRON, P21, DOI 10.1109/PESC.1997.616620

[6] Digital controller design for switchmode power converters [J].

Duan, Y ;

Jin, H .

APEC'99: FOURTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, CONFERENCE PROCEEDINGS, VOLS 1 & 2, 1999, :967-973

[7] PID controller modifications to improve steady-state performance of digital controllers for buck and boost converters [J].

Guo, LP ;

Hung, JY ;

Nelms, RM .

APEC 2002: SEVENTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 23, 2002, :381-388

[8] Dynamic voltage scheduling technique for low-power multimedia applications using buffers [J].

Im, C ;

Kim, H ;

Ha, S .

ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, :34-39

[9] Signal flow graph in loop gain analysis of DC-DC PWM CCM switching converters [J].

Ki, WH .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (06) :644-655

[10] An efficient digital sliding controller for adaptive power supply regulation [J].

Kim, JH ;

Horowitz, M .

2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :133-136

← 1 2 3 →