FPGA BASED SYSTEM FOR THE GENERATION OF NOISE WITH PROGRAMMABLE POWER SPECTRUM

被引:0
作者
Napoli, E. [1 ]
D'Arco, M. [1 ]
Di Cosmo, P. [1 ]
Genovese, M. [1 ]
Strollo, A. G. M. [1 ]
机构
[1] Univ Naples Federico II, DIETI, Naples, Italy
来源
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年
关键词
FPGA; FIR filter; colored noise; filter design; digital-to-analog conversion; spectral spurs;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Noise sources are needed for test and validation of noise sensitive electronic systems but only wide band white noise sources are directly available on the market. In this paper a programmable colored noise generator is proposed. The system allows to configure the spectral features of the noise and is implemented with a Field Programmable Gate Array that produces the digital samples of the noise and a Digital to Analog Converter that produces the analogue output. The proposed generator overcomes the state of the art in terms of bandwidth and flexibility and produces a noise sequence whose length is unlimited for practical purposes. Experimental results show that the bandwidth of the generated noise can be selected up to a maximum of 120 MHz while defining the power spectral density with a frequency resolution equal to 0.2 % of the selected bandwidth.
引用
收藏
页码:1300 / 1303
页数:4
相关论文
共 16 条
[1]   Modeling Timing Jitter Effects in Digital-to-Analog Converters [J].
Angrisani, Leopoldo ;
D'Arco, Mauro .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (02) :330-336
[2]   Modeling DAC Output Waveforms [J].
D'Apuzzo, Massimo ;
D'Arco, Mauro ;
Liccardo, Annalisa ;
Vadursi, Michele .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (11) :2854-2862
[3]  
Dokoupil Zdenek, 2008, 2008 3rd International Conference on Systems (ICONS '08), P296, DOI 10.1109/ICONS.2008.18
[4]   FPGA-based architecture for real time segmentation and denoising of HD video [J].
Genovese, M. ;
Napoli, E. .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (04) :389-401
[5]   Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA [J].
Genovese, Mariangela ;
Napoli, Ettore ;
De Caro, Davide ;
Petra, Nicola ;
Strollo, Antonio G. M. .
INTEGRATION-THE VLSI JOURNAL, 2014, 47 (02) :261-271
[6]  
Imperiale C., 1997, Measurement, V20, P149, DOI 10.1016/S0263-2241(97)00023-7
[7]  
Jihan Zhao, 2011, 2011 IEEE 13th International Conference on Communication Technology (ICCT), P277, DOI 10.1109/ICCT.2011.6157878
[8]   A hardware Gaussian noise generator using the Wallace method [J].
Lee, DU ;
Luk, W ;
Villasenor, JD ;
Zhang, GL ;
Leong, PHW .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) :911-920
[9]   A Gaussian noise generator for hardware-based simulations [J].
Lee, DU ;
Luk, W ;
Villasenor, JD ;
Cheung, PYK .
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) :1523-1534
[10]  
Linn Y., 2009, IEEE LAT AM C COMM L, P1