A FPGA-based Fast Converging Digital Adaptive Filter for Real-time RFI Mitigation on Ground Based Radio Telescopes

被引:9
|
作者
Finger, R. [1 ,2 ]
Curotto, F. [1 ,2 ]
Fuentes, R. [1 ,2 ]
Duan, R. [3 ]
Bronfman, L. [1 ]
Li, D. [3 ,4 ]
机构
[1] Univ Chile, Dept Astron, Santiago, Chile
[2] Univ Chile, Dept Elect Engn, Santiago, Chile
[3] Chinese Acad Sci, Natl Astron Observ, Beijing, Peoples R China
[4] Chinese Acad Sci, Key Lab Radio Astron, Beijing, Peoples R China
关键词
instrumentation: spectrographs; techniques: image processing; techniques: miscellaneous; INTERFERENCE EXCISION; ASTRONOMY;
D O I
10.1088/1538-3873/aa972f
中图分类号
P1 [天文学];
学科分类号
0704 ;
摘要
Radio Frequency Interference (RFI) is a growing concern in the radio astronomy community. Single-dish telescopes are particularly susceptible to RFI. Several methods have been developed to cope with RF-polluted environments, based on flagging, excision, and real-time blanking, among others. All these methods produce some degree of data loss or require assumptions to be made on the astronomical signal. We report the development of a real-time, digital adaptive filter implemented on a Field Programmable Gate Array (FPGA) capable of processing 4096 spectral channels in a 1 GHz of instantaneous bandwidth. The filter is able to cancel a broad range of interference signals and quickly adapt to changes on the RFI source, minimizing the data loss without any assumption on the astronomical or interfering signal properties. The speed of convergence (for a decrease to a 1%) was measured to be 208.1 mu s for a broadband noise-like RFI signal and 125.5 mu s for a multiple-carrier RFI signal recorded at the FAST radio telescope.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] A real-time FPGA-based architecture of improved ORB
    Xie, Zizhao
    Wang, Yu
    Yan, Zhang
    Wang, Jianhui
    Zhong, Sheng
    MIPPR 2019: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION TECHNIQUES; AND MEDICAL IMAGING, 2020, 11431
  • [32] FPGA-based real-time remote monitoring system
    Mendoza-Jasso, J
    Ornelas-Vargas, G
    Castañeda-Miranda, R
    Ventura-Ramos, E
    Zepeda-Garrido, A
    Herrera-Ruiz, G
    COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2005, 49 (02) : 272 - 285
  • [33] FPGA-based Real-Time Acoustic Camera Prototype
    Zimmermann, B.
    Studer, C.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1419 - 1422
  • [34] FPGA-based Real-time Object Tracking using a Particle Filter with Stream Architecture
    Tahara, Akane
    Hayashida, Yoshiki
    Thu, Theint Theint
    Shibata, Yuichiro
    Oguri, Kiyoshi
    2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 422 - 428
  • [35] An FPGA-Based Fully Synchronized Design of a Bilateral Filter for Real-Time Image Denoising
    Gabiger-Rose, Anna
    Kube, Matthias
    Weigel, Robert
    Rose, Richard
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) : 4093 - 4104
  • [36] FPGA-based Fast Real Time Simulation of Power Systems
    Shi, Y.
    Monti, A.
    2008 IEEE POWER & ENERGY SOCIETY GENERAL MEETING, VOLS 1-11, 2008, : 5629 - 5633
  • [37] Real-Time Implementation of MAD-Based RFI Excision on FPGA
    Buch, Kaushal D.
    Naik, Kishor
    Nalawade, Swapnil
    Bhatporia, Shruti
    Gupta, Yashwant
    Ajithkumar, B.
    JOURNAL OF ASTRONOMICAL INSTRUMENTATION, 2019, 8 (01)
  • [38] Real-time smart antenna system incorporating FPGA-based fast DOA estimator
    Kim, M
    Ichige, K
    Arai, H
    VTC2004-FALL: 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-7: WIRELESS TECHNOLOGIES FOR GLOBAL SECURITY, 2004, : 160 - 164
  • [39] FPGA-based real-time visual tracking system using adaptive color histograms
    Cho, Jung Uk
    Jin, Seung Hun
    Pham, Xuan Dai
    Kim, Dongkyun
    Jeon, Jae Wook
    2007 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS, VOLS 1-5, 2007, : 172 - 177
  • [40] Real-time FPGA-based architecture for bicubic interpolation:: An application for digital image scaling
    Nuño-Maganda, MA
    Arias-Estrada, MO
    2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2005), 2005, : 1 - 8