Preparation of wafer-level glass cavities by a low-cost chemical foaming process (CFP)

被引:34
作者
Shang, Jintang [1 ]
Chen, Boyin [1 ]
Lin, Wei [2 ]
Wong, Ching-Ping [2 ]
Zhang, Di [1 ]
Xu, Chao [1 ]
Liu, Junwen [1 ]
Huang, Qing-An [1 ]
机构
[1] Southeast Univ, Key Lab MEMS, Minist Educ, Nanjing, Peoples R China
[2] Georgia Inst Technol, Sch Mat Sci & Engn, Atlanta, GA 30332 USA
基金
美国国家科学基金会;
关键词
D O I
10.1039/c0lc00708k
中图分类号
Q5 [生物化学];
学科分类号
071010 ; 081704 ;
摘要
A novel foaming process-chemical foaming process (CFP)-using foaming agents to fabricate wafer-level micro glass cavities including channels and bubbles was investigated. The process consists of the following steps sequentially: (1) shallow cavities were fabricated by a wet etching on a silicon wafer; (2) powders of a proper foaming agent were placed in a silicon cavity, named 'mother cavity', on the etched silicon surface; (3) the silicon cavities were sealed with a glass wafer by anodic bonding; (4) the bonded wafers were heated to above the softening point of the glass, and baked for several minutes, when the gas released by the decomposition of the foaming agent in the 'mother cavity' went into the other sealed interconnected silicon cavities to foam the softened glass into cylindrical channels named 'daughter channels', or spherical bubbles named 'son bubbles'. Results showed that wafer-level micro glass cavities with smooth wall surfaces were achieved successfully without contamination by the CFP. A model for the CFP was proposed to predict the final shape of the glass cavity. Experimental results corresponded with model predictions. The CFP provides a low-cost avenue to preparation of micro glass cavities of high quality for applications such as micro-reactors, micro total analysis systems (mu TAS), analytical and bio-analytical applications, and MEMS packaging.
引用
收藏
页码:1532 / 1540
页数:9
相关论文
共 50 条
  • [31] Wafer-level high density multifunctional integration (HDMI) for low-cost micro/nano/electro-opto/bio heterogeneous systems
    Gutmann, RJ
    Lu, JQ
    McMahon, JJ
    Persans, PD
    Cale, TS
    Eisenbraun, ET
    Castracane, J
    Kaloyeros, AE
    NANOTECH 2003, VOL 1, 2003, : 530 - 533
  • [32] Preparation of Micro Glass Channels for Micro-reactors by a Chemical Foaming Process
    Shang, Jintang
    Luo, Xinhu
    Qin, Shunjin
    Chen, Boyin
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 130 - 132
  • [33] Theoretical model and experiments of glass reflow process in TGV for 3D wafer-level packaging
    Kuang, Yunbin
    Xiao, Dingbang
    Zhou, Jian
    Li, Wenyin
    Hou, Zhanqiang
    Cui, Hongjuan
    Wu, Xuezhong
    2018 5TH IEEE INTERNATIONAL SYMPOSIUM ON INERTIAL SENSORS & SYSTEMS (INERTIAL 2018), 2018, : 85 - 88
  • [34] Low-cost, wafer level underfilling and reliability testing of flip chip devices
    Grieve, A
    Capote, MA
    Lenos, HA
    Soriano, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
  • [35] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, C.Dustin
    Baldwin, Daniel F.
    Proceedings - Electronic Components and Technology Conference, 1999, : 950 - 954
  • [36] Research of low-cost preparation of carbon/carbon composites-Chemical liquid deposition process
    Liu, Hong-Lin
    Jin, Zhi-Hao
    Hao, Zhi-Biao
    Zeng, Xiao-Mei
    Guti Huojian Jishu/Journal of Solid Rocket Technology, 2007, 30 (06): : 529 - 533
  • [37] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, CD
    Baldwin, DF
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 950 - 954
  • [38] A Fully Integrated Novel Wafer-Level LED Package (WL2P) Technology for Extremely Low-cost Solid State Lighting Devices
    Kojima, Akihiro
    Shimada, Miyoko
    Akimoto, Yosuke
    Shimojuku, Miyuki
    Furuyama, Hideto
    Obata, Susumu
    Higuchi, Kazuhito
    Sugizaki, Yoshiaki
    Shibata, Hideki
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [39] Development of Low-cost Wafer Level Package through Integrated Design and Simulation Analysis
    Tee, Tong Yan
    Siew, Glen
    Chen, Haoyang
    Soh, Serine
    Kang, In Soo
    Kim, Jong Heon
    Lee, Teck Kheng
    Ser, Bok Leng
    Ng, Hun Shen
    Hoe, Germaine
    Gao, Shan
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 549 - 555
  • [40] Solder Joint Fatigue Life Prediction in Large Size and Low Cost Wafer-Level Chip Scale Packages
    Hsieh, Ming-Che
    Tzeng, Su-Lan
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 496 - 501