ROLE OF INTERFACE LAYER IN STRESS-INDUCED LEAKAGE CURRENT IN HIGH-K/METAL-GATE DIELECTRIC STACKS

被引：11
|
作者：
Chang, W. L. [1 ]
Stathis, J. H. [2 ]
Cartier, E. [2 ]
机构：
[1] IBM Microelect, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年
关键词：
component; high-k dielectrics; SILC; TDDB;
D O I：
10.1109/IRPS.2010.5488732
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The impact of the Silica-based interface layer (IL) thickness on stress induced leakage current (SILC) on high-k/metal-gate transistors is studied at various constant voltage stresses (CVS) and at various temperatures. It is shown that high-k/metal-gate transistors reliability can be greatly improved with interface layer optimization.
引用
收藏
页码：787 / 791
页数：5
相关论文
共 50 条
  • [41] Investigation of Bias-Temperature Instability in work-function-tuned high-k/metal-gate stacks
    Kaczer, B.
    Veloso, A.
    Roussel, Ph. J.
    Grasser, T.
    Groeseneken, G.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (01): : 459 - 462
  • [42] A Method of Extracting Metal-Gate High-k Material Parameters Featuring Electron Gate Tunneling Current Transition
    Hsu, Chih-Yu
    Chang, Hua-Gang
    Chen, Ming-Jer
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 953 - 959
  • [43] Review of reliability issues in high-k/metal gate stacks
    Degraeve, R.
    Aoulaiche, M.
    Kaczer, B.
    Roussel, Ph.
    Kauerauf, T.
    Sahhaf, S.
    Groeseneken, G.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 239 - +
  • [44] Technology Scaling on High-K & Metal-Gate FinFET BTI Reliability
    Lee, Kyong Taek
    Kang, Wonchang
    Chung, Eun-Ae
    Kim, Gunrae
    Shim, Hyewon
    Lee, Hyunwoo
    Kim, Hyejin
    Choe, Minhyeok
    Lee, Nae-In
    Patel, Anuj
    Park, Junekyun
    Park, Jongwoo
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [45] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
  • [46] Performance and reliability of advanced High-K/Metal gate stacks
    Garros, X.
    Casse, M.
    Reimbold, G.
    Rafik, M.
    Martin, F.
    Andrieu, F.
    Cosnier, V.
    Boulanger, F.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1609 - 1614
  • [47] Progressive breakdown characteristics of high-K/metal gate stacks
    Bersuker, G.
    Chowdhury, N.
    Young, C.
    Heh, D.
    Misra, D.
    Choi, R.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 49 - +
  • [48] Direct tunneling stress-induced leakage current in ultrathin HfO2/SiO2 gate dielectric stacks
    Samanta, Piyas
    Man, Tsz Yin
    Zhang, Qingchun
    Zhu, Chunxiang
    Chan, Mansun
    JOURNAL OF APPLIED PHYSICS, 2006, 100 (09)
  • [49] Accurate Model for Time-Dependent Dielectric Breakdown of High-K Metal Gate Stacks
    Nigam, T.
    Kerber, A.
    Peumans, P.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 523 - +
  • [50] Transistor mismatch in 32 nm high-k metal-gate process
    Yuan, X.
    Shimizu, T.
    Mahalingam, U.
    Brown, J. S.
    Habib, K.
    Tekleab, D. G.
    Su, T. -C.
    Satadru, S.
    Olsen, C. M.
    Lee, H.
    Pan, L. -H.
    Hook, T. B.
    Han, J. -P.
    Park, J. -E.
    Na, M. -H.
    Rim, K.
    ELECTRONICS LETTERS, 2010, 46 (10) : 708 - U66
12345