ROLE OF INTERFACE LAYER IN STRESS-INDUCED LEAKAGE CURRENT IN HIGH-K/METAL-GATE DIELECTRIC STACKS

被引：11
|
作者：
Chang, W. L. [1 ]
Stathis, J. H. [2 ]
Cartier, E. [2 ]
机构：
[1] IBM Microelect, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年
关键词：
component; high-k dielectrics; SILC; TDDB;
D O I：
10.1109/IRPS.2010.5488732
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The impact of the Silica-based interface layer (IL) thickness on stress induced leakage current (SILC) on high-k/metal-gate transistors is studied at various constant voltage stresses (CVS) and at various temperatures. It is shown that high-k/metal-gate transistors reliability can be greatly improved with interface layer optimization.
引用
收藏
页码：787 / 791
页数：5
相关论文
共 50 条
  • [31] Frequency Dependence of NBTI in High-k/Metal-gate Technology
    Hsieh, M. -H.
    Maji, D.
    Huang, Y. -C.
    Yew, T. -Y.
    Wang, W.
    Lee, Y. -H.
    Shih, J. R.
    Wu, K.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [32] Modeling and Optimization of Variability in High-k/Metal-Gate MOSFETs
    Yu, T-H
    Ohtou, Tetsu
    Liu, K-M
    Chen, W-Y
    Hu, Y-P
    Cheng, C-F
    Sheu, Y-M
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 91 - +
  • [33] Direct tunneling stress-induced leakage current in ultrathin HfO 2SiO2 gate dielectric stacks
    Samanta, Piyas
    Man, Tsz Yin
    Zhang, Qingchun
    Zhu, Chunxiang
    Chan, Mansun
    Journal of Applied Physics, 2006, 100 (09):
  • [34] Density functional theory of high-k dielectric gate stacks
    Demkov, Alexander A.
    Sharia, Onise
    Luo, Xuhui
    Lee, Jaekwang
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 686 - 693
  • [35] Different noise mechanisms in high-k dielectric gate stacks
    Çelik-Butler, Z
    NOISE IN DEVICES AND CIRCUITS III, 2005, 5844 : 177 - 184
  • [36] High-k/Metal Gate Stacks in Gate First and Replacement Gate Schemes
    Kesapragada, Sree
    Wang, Rongjun
    Liu, Dave
    Liu, Guojun
    Xie, Zhigang
    Ge, Zhenbin
    Yang, Haichun
    Lei, Yu
    Lu, Xinliang
    Tang, Xianmin
    Lei, Jianxin
    Allen, Miller
    Gandikota, Srinivas
    Moraes, Kevin
    Hung, Steven
    Yoshida, Naomi
    Chang, Chorng-Ping
    2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 256 - 259
  • [37] Mechanisms Limiting EOT Scaling and Gate Leakage Currents of High-k/Metal Gate Stacks Directly on SiGe
    Huang, Jeff
    Kirsch, Paul D.
    Oh, Jungwoo
    Lee, Se Hoon
    Majhi, Prashant
    Harris, H. Rusty
    Gilmer, Daivd C.
    Bersuker, Germadi
    Heh, Dawei
    Park, Chang Seo
    Park, Chanro
    Tseng, Hsing-Huang
    Jammy, Raj
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) : 285 - 287
  • [38] The understanding on the evolution of stress-induced gate leakage in high-k dielectric metal-oxide-field-effect transistor by random-telegraph-noise measurement
    Hsieh, E. R.
    Chung, Steve S.
    APPLIED PHYSICS LETTERS, 2015, 107 (24)
  • [39] Characterization of Inversion-Layer Capacitance of Electrons in High-k/Metal Gate Stacks
    Iijima, Ryosuke
    Edge, Lisa F.
    Paruchuri, Vamsi
    Takayanagi, Mariko
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 2814 - 2820
  • [40] Interfacial layer optimization of high-k/metal gate stacks for low temperature processing
    Linder, Barry P.
    Narayanan, Vijay
    Cartier, Eduard A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1632 - 1634
12345