ROLE OF INTERFACE LAYER IN STRESS-INDUCED LEAKAGE CURRENT IN HIGH-K/METAL-GATE DIELECTRIC STACKS

被引：11
|
作者：
Chang, W. L. [1 ]
Stathis, J. H. [2 ]
Cartier, E. [2 ]
机构：
[1] IBM Microelect, Hopewell Jct, NY 12533 USA
[2] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年
关键词：
component; high-k dielectrics; SILC; TDDB;
D O I：
10.1109/IRPS.2010.5488732
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The impact of the Silica-based interface layer (IL) thickness on stress induced leakage current (SILC) on high-k/metal-gate transistors is studied at various constant voltage stresses (CVS) and at various temperatures. It is shown that high-k/metal-gate transistors reliability can be greatly improved with interface layer optimization.
引用
收藏
页码：787 / 791
页数：5
相关论文
共 50 条
  • [21] Atomic layer-deposited platinum in high-k/metal gate stacks
    Henkel, Christoph
    Abermann, Stephan
    Bethge, Ole
    Bertagnolli, Emmerich
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (12)
  • [22] Gate Dielectric TDDB Characterizations of Advanced High-K and Metal-Gate CMOS Logic Transistor Technology
    Pae, S.
    Prasad, C.
    Ramey, S.
    Thomas, J.
    Rahman, A.
    Lu, R.
    Hicks, J.
    Batzerl, S.
    Zhaol, Q.
    Hatfield, J.
    Liu, M.
    Parker, C.
    Woolery, B.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [23] Two methods of tuning threshold voltage of bulk FinFETs with replacement high-k metal-gate stacks
    Xu, Miao
    Zhu, Huilong
    Zhang, Yanbo
    Xu, Qiuxia
    Zhang, Yongkui
    Qin, Changliang
    Zhang, Qingzhu
    Yin, Huaxiang
    Xu, Hao
    Chen, Shuai
    Luo, Jun
    Li, Chunlong
    Zhao, Chao
    Ye, Tianchun
    SOLID-STATE ELECTRONICS, 2017, 129 : 52 - 60
  • [24] Carrier scattering in high-k/metal gate stacks
    Zeng, Zaiping
    Triozon, Francois
    Niquet, Yann-Michel
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)
  • [25] High-k Gate Dielectric Nano-FET Leakage Current Analysis
    Chan, Bunseng
    Soh, Charlie
    Siew, Kang Eng
    Kheong, Hui Seng
    Jer, Lim Wei
    Saad, Ismail
    Bolong, Nurmin
    19TH IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED 2021), 2021, : 130 - 134
  • [26] Growth and current leakage characteristics of SrHfON High-k gate dielectric films
    Wang, Xuemei
    Liu, Zhengtang
    Feng, Liping
    Zhenkong Kexue yu Jishu Xuebao/Journal of Vacuum Science and Technology, 2013, 33 (08): : 778 - 782
  • [27] Gate leakage properties of MOS devices with tri-layer high-k gate dielectric
    Chen, W. B.
    Xu, J. P.
    Lai, P. T.
    Li, Y. P.
    Xu, S. G.
    MICROELECTRONICS RELIABILITY, 2007, 47 (06) : 937 - 943
  • [28] Gate leakage properties of MOS devices with tri-layer high-k gate dielectric
    Chen, W. B.
    Xu, J. P.
    Lai, P. T.
    Li, Y. P.
    Xu, S. G.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 695 - 698
  • [29] Recent Findings In Electrical Behavior Of CMOS High-k Dielectric/Metal Gate Stacks
    Ghibaudo, G.
    Coignus, J.
    Charbonnier, M.
    Mitard, J.
    Leroux, C.
    Garros, X.
    Clerc, R.
    Reimbold, G.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 773 - 804
  • [30] Threshold voltage instabilities in high-k gate dielectric stacks
    Zafar, S
    Kumar, A
    Gusev, E
    Cartier, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 45 - 64
12345