Modeling of superconducting first- and second-order low-pass sigma-delta modulators

被引:2
作者
Magnusson, P
Löwenborg, P
Kidiyarova-Shevchenko, A
机构
[1] Chalmers, Dept Microtechnol & Nanosci, SE-41296 Gothenburg, Sweden
[2] Linkoping Univ, Elect Syst Dept Elect Engn, SE-58183 Linkoping, Sweden
关键词
analog-digital conversion; circuit simulation; sigma-delta modulation; superconducting devices;
D O I
10.1109/TASC.2005.849853
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Here we present our studies of first- and second-order superconducting low-pass sigma-delta modulators with the filtering function realized using an RL-circuit. These modulators have been simulated for different circuit parameters using device. level simulations. A linear discrete time model of the first-order modulator has been done. Simulations of the first-order sigma-delta modulator operating at an oversampling ratio of 128 and a bandwidth of 60 MHz give a maximum SNR of 70 dB using a resistance of only 1 m Omega. The SNR dependence on the parameters of the RL-filter is well predicted by the linear model. Some circuit parameters give however rise to harmonic distortions which can not be predicted by the simple linear model. Under the same conditions, the performance of second-order sigma-delta modulators was found to have a maximum SNR of only 82 dB. We conclude that the estimated upper bound on SNR for superconducting RL-filtered low-pass sigma-delta modulators, is for physical realizable circuits not high enough to give an advantage over other techniques.
引用
收藏
页码:372 / 375
页数:4
相关论文
共 26 条
  • [21] Design of A high performance low-power consumption discrete time Second order Sigma-Delta modulator used for Analog to Digital Converter
    Laajimi, Radwene
    Masmoudi, Mohamed
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2012, 3 (11) : 108 - 114
  • [22] A 4th Order Band Pass Sigma-Delta Modulator Using Carry-Save for Digital IF Quadrature Modulator
    Huang, Ruimin
    Yan, Zhen
    Ling, Chaodong
    Lotze, Niklas
    Manoli, Yiannos
    PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, 2012, : 1257 - 1261
  • [23] STRUCTURE OF ROUND-OFF NOISE IN SINGLE-BIT 2ND-ORDER SIGMA-DELTA MODULATORS WITH ZERO INPUT
    BLYTHE, JH
    DEARLOVE, CM
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 1994, 141 (02): : 107 - 113
  • [24] IEC class 0.5 electronic watt-hour meter implemented with first-order sigma-delta converters
    Bizjak, U
    Strle, D
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2005, 59 (08) : 447 - 453
  • [25] An audio ADC delta-sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC
    Fogleman, E
    Welz, J
    Galton, I
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 339 - 348
  • [26] A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta modulator for low-power high-linearity automotive sensor ASICs
    de la Rosa, JM
    Escalera, S
    Pérez-Verdú, B
    Medeiro, F
    Guerra, O
    del Río, R
    Rodríguez-Vázquez, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2246 - 2264