Design of optimal and narrow-band Laguerre filters for sigma-delta demodulators

被引:12
作者
Abeysekera, SS [1 ]
Xue, Y [1 ]
Charoensak, C [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2003年 / 50卷 / 07期
关键词
FPGA implementation; Laguerre filter design; Sigma-Delta modulators;
D O I
10.1109/TCSII.2003.813588
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Conventional sigma-delta (Sigma-Delta) decimation methods are not optimal because the downsampling operation following the noise-shaping filters enables some quantization noise to alias back into the baseband. This paper proposes a novel decimation method that simplifies the implementation of the decimation process. This method makes use of an optimal Laguerre filter as the noise-shaping filter followed by another Laguerre filter that acts as a narrow-band filter. Conventional finite-impulse response (FIR) low-pass filters such as the optimal FIR filter and Sinc(k) filter are commonly used as noise-shaping filters in Sigma-Delta demodulators. As an alternative, optimal infinite-impulse response (IIR) filter architecture based on orthonormal Laguerre functions is used in the proposed decimation scheme. An optimal Laguerre IIR filter design methodology is presented via the optimization of a quadratic function subject to a linear And quadratic constraint. An efficient procedure to perform the optimization is introduced. A Laguerre IIR filter can also be used as the narrow-band filter before the decimation process. In this paper, a narrow-band Laguerre filter design methodology is presented via a digital frequency transformation. The narrow-band Laguerre filter can then be efficiently designed using a min-max criterion via a modified Parks-McClellan FIR filter design algorithm.
引用
收藏
页码:368 / 375
页数:8
相关论文
共 15 条
[1]   Optimum sigma-delta (Σ-Δ) de-modulator filter implementation via FPGA [J].
Abeysekera, SS ;
Charoensak, C .
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, :281-285
[2]  
Abeysekera SS, 1997, INT CONF ACOUST SPEE, P523, DOI 10.1109/ICASSP.1997.599690
[3]  
Abeysekera SS, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V, P405, DOI 10.1109/ISCAS.2000.857457
[4]  
ABEYSEKERA SS, 1999, INT S CIRC SYST ISCA, V2, P380
[5]   A USE OF DOUBLE INTEGRATION IN SIGMA DELTA MODULATION [J].
CANDY, JC .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1985, 33 (03) :249-258
[6]   DECIMATION FOR SIGMA DELTA-MODULATION [J].
CANDY, JC .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1986, 34 (01) :72-76
[7]   MULTISTAGE SIGMA-DELTA MODULATION [J].
CHOU, W ;
WONG, PW ;
GRAY, RM .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1989, 35 (04) :784-796
[9]   DOUBLE-LOOP SIGMA-DELTA-MODULATION WITH DC INPUT [J].
HE, N ;
KUHLMANN, F ;
BUZO, A .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1990, 38 (04) :487-495
[10]  
KING RE, 1977, CIRCUIT THEORY APPL, V5, P81