Configurable multi-rate decoder architecture for QC-LDPC codes based broadband broadcasting system

被引:14
作者
Zhang, Luoming [1 ]
Gui, Lin [2 ]
Xu, Youyun [2 ]
Zhang, Wenjun [1 ]
机构
[1] SJTU, Inst Image Commun & Informat Proc, Dept Elect Engn, Shanghai 200240, Peoples R China
[2] SJTU, Inst Wireless Commun Technol, Dept Elect Engn, Shanghai 200240, Peoples R China
基金
中国国家自然科学基金;
关键词
base-matrix; broadcast; channel coding; FPGA; MMSA; multi-rate; quasi-cyclic low-density parity-check codes (QC-LDPCC); scalable throughput;
D O I
10.1109/TBC.2007.913400
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a Base-matrix based decoder architecture for multi-rate QC-LDPC codes proposed in broadband broadcasting system. We use the Modified Min-Sum Algorithm (MMSA) as the decoding algorithm in this architecture, which lowers the complexity of the LDPC decoder while keeping almost the same performance or even better. Based on this algorithm, we designed a novel check node processing unit to reduce the complexity of the decoder and facilitate the multiplex of the processing units. The decoder designed with hardware constraints is not only scalable in throughput, but also easily configurable to support different QC-LDPC codes flexible in code rate and code length.
引用
收藏
页码:226 / 235
页数:10
相关论文
共 19 条
[11]   DVB-S2: The second generation standard for satellite broad-band services [J].
Morello, A ;
Mignone, V .
PROCEEDINGS OF THE IEEE, 2006, 94 (01) :210-227
[12]   Technical review on Chinese Digital Terrestrial Television Broadcasting Standard and measurements on some working modes [J].
Song, Jian ;
Yang, Zhixing ;
Yang, Lin ;
Gong, Ke ;
Pan, Changyong ;
Wang, Jun ;
Wu, Youshou .
IEEE TRANSACTIONS ON BROADCASTING, 2007, 53 (01) :1-7
[13]   A RECURSIVE APPROACH TO LOW COMPLEXITY CODES [J].
TANNER, RM .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1981, 27 (05) :533-547
[14]  
Wang ZF, 2005, IEEE INT SYMP CIRC S, P5786
[15]   Overview of digital television development worldwide [J].
Wu, YY ;
Hirakawa, S ;
Reimers, UH ;
Whitaker, J .
PROCEEDINGS OF THE IEEE, 2006, 94 (01) :8-21
[16]   Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder [J].
Yang, L ;
Liu, H ;
Shi, CJR .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (04) :892-904
[17]  
ZHANG T, 2004, IEEE T SIGNAL PROCES, V52, P1065
[18]   An introduction of the chinese DTTB standard and analysis of the PN595 working modes [J].
Zhang, Wenjun ;
Guan, Yunfeng ;
Liang, Weiqiang ;
He, Dazhi ;
Ju, Feng ;
Sun, Jun .
IEEE TRANSACTIONS ON BROADCASTING, 2007, 53 (01) :8-13
[19]  
[No title captured]