Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory

被引:60
作者
Sakai, Shigeki [1 ]
Takahashi, Mitsue [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki 3058568, Japan
来源
MATERIALS | 2010年 / 3卷 / 11期
关键词
FeFET; semiconductor memory; nonvolatile memory; nonvolatile logic; HFO2 BUFFER LAYERS; RETENTION CHARACTERISTICS; ELECTRICAL-PROPERTIES; SRBI2TA2O9; FILM; LONG RETENTION; INSULATOR; FET; FABRICATION; OPERATION; CIRCUITS;
D O I
10.3390/ma3114950
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
We have investigated ferroelectric-gate field-effect transistors (FeFETs) with Pt/SrBi2Ta2O9/(HfO2)(x)(Al2O3)(1-x) (Hf-Al-O) and Pt/SrBi2Ta2O9/HfO2 gate stacks. The fabricated FeFETs have excellent data retention characteristics: The drain current ratio between the on- and off-states of a FeFET was more than 2 x 10(6) after 12 days, and the decreasing rate of this ratio was so small that the extrapolated drain current ratio after 10 years is larger than 1 x 10(5). A fabricated self-aligned gate Pt/SrBi2Ta2O9/Hf-Al-O/Si FET revealed a sufficiently large drain current ratio of 2.4 x 10(5) after 33.5 day, which is 6.5 x 10(4) after 10 years by extrapolation. The developed FeFETs also revealed stable retention characteristics at an elevated temperature up to 120 degrees C and had small transistor threshold voltage (V-th) distribution. The V-th can be adjusted by controlling channel impurity densities for both n-channel and p-channel FeFETs. These performances are now suitable to integrated circuit application with nonvolatile functions. Fundamental properties for the applications to ferroelectric-CMOS nonvolatile logic-circuits and to ferroelectric-NAND flash memories are demonstrated.
引用
收藏
页码:4950 / 4964
页数:15
相关论文
共 50 条
[11]   Impact of ambient moisture on gate controllability in ferroelectric-gate field-effect transistors with bottom-gate geometry [J].
Koh, Sang-Gyu ;
Miyasako, Takaaki ;
Hosokura, Tadasu ;
Tokumitsu, Eisuke .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (08)
[12]   Suppression of Gate-Induced-Drain-Leakage Utilizing Local Polarization in Ferroelectric-Gate Field-Effect Transistors for DRAM Applications [J].
Kwak, Been ;
Lee, Kitae ;
Kim, Sihyun ;
Kwon, Daewoong .
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (05) :813-816
[13]   Simulation of a Recessed Channel Ferroelectric-Gate Field-Effect Transistor with a Dual Ferroelectric Gate Stack for Memory Application [J].
Chen, Simin ;
Ahn, Dae-Hwan ;
An, Seong Ui ;
Kim, Younghyun .
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
[14]   Threshold voltage adjustment of ferroelectric-gate field effect transistors by ion implantation [J].
Li, Qiu-Hong ;
Horiuchi, Takeshi ;
Wang, Shouyu ;
Takahashi, Mitsue ;
Sakai, Shigeki .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (02)
[15]   Variable-area capacitors controlled by HfO2-based ferroelectric-gate field-effect transistors [J].
Miyasako, Takaaki ;
Yoneda, Shingo ;
Hosokura, Tadasu ;
Kimura, Masahiko ;
Tokumitsu, Eisuke .
APPLIED PHYSICS LETTERS, 2022, 120 (26)
[16]   Ferroelectric-gated ReS2 field-effect transistors for nonvolatile memory [J].
Liu, Li ;
Wang, Hao ;
Wu, Qilong ;
Wu, Kang ;
Tian, Yuan ;
Yang, Haitao ;
Shen, Cheng Min ;
Bao, Lihong ;
Qin, Zhihui ;
Gao, Hong-Jun .
NANO RESEARCH, 2022, 15 (06) :5443-5449
[17]   Ferroelectric-gated ReS2 field-effect transistors for nonvolatile memory [J].
Li Liu ;
Hao Wang ;
Qilong Wu ;
Kang Wu ;
Yuan Tian ;
Haitao Yang ;
Cheng Min Shen ;
Lihong Bao ;
Zhihui Qin ;
Hong-Jun Gao .
Nano Research, 2022, 15 :5443-5449
[18]   Disturb and Its Mitigation in Ferroelectric Field-Effect Transistors With Large Memory Window for NAND Flash Applications [J].
Venkatesan, Prasanna ;
Park, Chinsung ;
Song, Taeyoung ;
Fernandes, Lance ;
Das, Dipjyoti ;
Afroze, Nashrah ;
Ravikumar, Priyankka Gundlapudi ;
Tian, Mengkun ;
Chen, Hang ;
Chern, Winston ;
Kim, Kijoon ;
Woo, Jongho ;
Lim, Suhwan ;
Kim, Kwangsoo ;
Kim, Wanki ;
Ha, Daewon ;
Mahapatra, Souvik ;
Yu, Shimeng ;
Datta, Suman ;
Khan, Asif .
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (12) :2367-2370
[19]   Recessed Channel Ferroelectric-Gate Field-Effect Transistor Memory With Ferroelectric Layer Between Dual Metal Gates [J].
Kwak, Been ;
Lee, Kitae ;
Park, Noh-Hwal ;
Jeon, Seung Joon ;
Kim, Hyunwoo ;
Kwon, Daewoong .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (03) :1054-1057
[20]   Design points of ferroelectric field-effect transistors for memory and logic applications as investigated by metal-ferroelectric-metal-insulator-semiconductor gate stack structures using Hf0.5Zr0.5O2 films [J].
Migita, Shinji ;
Ota, Hiroyuki ;
Toriumi, Akira .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58