3D wafer level packaging

被引：0
|
作者：
Savastiouk, S [1 ]
Siniaguine, O [1 ]
Korczynski, E [1 ]
Tilenschi, M [1 ]
机构：
[1] Tru Si Technol, Mkt, Sunnyvale, CA 94086 USA
来源：
MICRO MATERIALS, PROCEEDINGS | 2000年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：240 / 243
页数：4
相关论文
共 50 条
  • [31] Reaction engineering of through-chip via filling for wafer-level 3D packaging
    Barkey, D. P.
    Callahan, J.
    Keigler, A.
    Liu, Z.
    Ruff, A.
    Trezza, J.
    Wu, B.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 638 - +
  • [32] 3D EMBEDDED WAFER-LEVEL PACKAGING TECHNOLOGY DEVELOPMENT FOR SMART CARD SIP APPLICATION
    Pares, G.
    Bouvier, C.
    Saadaoui, M.
    Mazuir, J.
    Noiray, J.
    Martinschitz, K.
    Planchais, A.
    Simon, G.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 304 - 310
  • [33] Scalable Through Silicon Via with Polymer Deep Trench Isolation for 3D Wafer Level Packaging
    Tezcan, Deniz S.
    Duval, Fabrice
    Philipsen, Harold
    Luhn, Ole
    Soussan, Philippe
    Swinnen, Bart
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1159 - 1164
  • [34] Theoretical model and experiments of glass reflow process in TGV for 3D wafer-level packaging
    Kuang, Yunbin
    Xiao, Dingbang
    Zhou, Jian
    Li, Wenyin
    Hou, Zhanqiang
    Cui, Hongjuan
    Wu, Xuezhong
    2018 5TH IEEE INTERNATIONAL SYMPOSIUM ON INERTIAL SENSORS & SYSTEMS (INERTIAL 2018), 2018, : 85 - 88
  • [35] A 3-D packaging concept for cost effective packaging of MEMS and ASIC on wafer level
    Baumgartner, Tobias
    Toepper, Michael
    Klein, Matthias
    Schmid, Bernhard
    Knoedler, Dieter
    Kuisma, Heikki
    Nurmi, Sami
    Kattelus, Hannu
    Dekker, James
    Schachler, Ralph
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 7 - +
  • [36] Wafer-level 3D integration technology
    Koester, S. J.
    Young, A. M.
    Yu, R. R.
    Purushothaman, S.
    Chen, K. -N.
    La Tulipe, D. C., Jr.
    Rana, N.
    Shi, L.
    Wordeman, M. R.
    Sprogis, E. J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 583 - 597
  • [37] Technologies for 3D Wafer Level Heterogeneous Integration
    Wolf, M. J.
    Ramm, P.
    Klumpp, A.
    Reichl, H.
    DTIP 2008: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2008, : 123 - +
  • [38] Development of TSV Interposer with 300 mm Wafer for 3D Packaging
    Yoshimi, Seiichi
    Fujimoto, Koji
    Akazawa, Miyuki
    Matsumoto, Hidenobu
    Mawatari, Hiroshi
    Suzuki, Kousuke
    Itoh, Toshihiro
    Maeda, Ryutaro
    2013 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2013,
  • [39] Dicing laminated wafer for QFN 3D stacked die packaging
    Abdullah, S.
    Endut, Z.
    Ahmad, I.
    Jalar, A.
    Yusof, S. M.
    SEMICONDUCTOR PHOTONICS: NANO-STRUCTURED MATERIALS AND DEVICES, 2008, 31 : 202 - +
  • [40] Bonding Technologies for Chip Level and Wafer Level 3D integration
    Sakuma, Katsuyuki
    Skordas, Spyridon
    Zitzi, Jeffrey
    Perfecto, Eric
    Guthrie, William
    Guerin, Luc
    Langlois, Richard
    Liu, Hsichang
    Ramachandran, Koushik
    Lin, Wei
    Winste, Kevin
    Kohara, Sayuri
    Sueoka, Kuniaki
    Angyal, Matthew
    Graves-Abel, Troy
    Berger, Daniel
    Knickerbocker, John
    Iyer, Subramanian
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 647 - 654
12345