3D wafer level packaging

被引：0
|
作者：
Savastiouk, S [1 ]
Siniaguine, O [1 ]
Korczynski, E [1 ]
Tilenschi, M [1 ]
机构：
[1] Tru Si Technol, Mkt, Sunnyvale, CA 94086 USA
来源：
MICRO MATERIALS, PROCEEDINGS | 2000年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：240 / 243
页数：4
相关论文
共 50 条
  • [1] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31
  • [2] Wafer level interconnects for 3D packaging
    Banerjee, SR
    Drayton, RF
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1513 - 1518
  • [3] Sloped through wafer vias for 3D wafer level packaging
    Tezcan, Deniz Sabuncuoglu
    Pham, Nga
    Majeed, Bivragh
    De Moor, Piet
    Ruythooren, Wouter
    Baert, Kris
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 643 - +
  • [4] 3D LED and IC wafer level packaging
    Lau, John
    Lee, Ricky
    Yuen, Matthew
    Chan, Philip
    MICROELECTRONICS INTERNATIONAL, 2010, 27 (02) : 98 - 105
  • [5] Wafer level packaging and 3D interconnect for IC technology
    Islam, R
    Brubaker, C
    Lindner, P
    Schaefer, C
    2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 212 - 217
  • [6] 3D MEMS High Vacuum Wafer Level Packaging
    Nicolas, S.
    Caplet, S.
    Greco, F.
    Audoin, M.
    Baillin, X.
    Fanget, S.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 370 - 376
  • [7] Polymer Direct Bonding Characterization in Wafer Level Packaging for 3D Integration
    Ou-Yang, T. Y.
    Hsiao, C. C.
    Lee, O. H.
    Chiang, C. W.
    Fu, H. C.
    Lin, W. H.
    Chang, H. H.
    2021 16TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2021, : 173 - 176
  • [8] Through-wafer interconnection by deep damascene process for MEMS and 3D wafer level packaging
    Ranganathan, N
    Ning, J
    Ebin, L
    Premachandran, CS
    Prasad, K
    Balasubramanian, N
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 238 - 242
  • [9] Fan-out Wafer and Panel Level Packaging - A Platform for 3D Integration
    Braun, Tania
    Becker, Karl-Friedrich
    Topper, Michael
    Aschenbrenner, Rolf
    Schneider-Ramelow, Martin
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [10] Low temperature wafer-level bonding for hermetic packaging of 3D microsystems
    Tan, C. S.
    Fan, J.
    Lim, D. F.
    Chong, G. Y.
    Li, K. H.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (07)
12345