Accelerating a MPEG-4 video decoder through custom software/hardware co-design

被引:0
|
作者
Diaz, Jorge L. [1 ]
Barreto, Dacil [1 ]
Garcia, Luz [1 ]
Marrero, Gustavo [1 ]
Carballo, Pedro P. [1 ]
Nunez, Antonio [1 ]
机构
[1] Univ Las Palmas Gran Canaria, IUMA, Inst Appl Microelect, Las Palmas Gran Canaria 35017, Spain
来源
VLSI CIRCUITS AND SYSTEMS III | 2007年 / 6590卷
关键词
MPEG-4 video decoder; CASSE; motion compensation; IDCT; software/hardware co-design; hardware coprocessors; verification; integration; FPGA;
D O I
10.1117/12.722068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a novel methodology to accelerate an MPEG-4 video decoder using software/hardware co-design for wireless DAB/DMB networks. Software support includes the services provided by the embedded kernel mu C/OS-II, and the application tasks mapped to software. Hardware support includes several custom co-processors and a communication architecture with bridges to the main system bus and with a dual port SRAM. Synchronization among tasks is achieved at two levels, by a hardware protocol and by kernel level scheduling services. Our reference application is an MPEG-4 video decoder composed of several software functions and written using a special C++ library named CASSE. Profiling and space exploration techniques were used previously over the Advanced Simple Profile (ASP) MPEG-4 decoder to determinate the best HW/SW partition developed here. This research is part of the ARTEMI project and its main goal is the establishment of methodologies for the design of real-time complex digital systems using Programmable Logic Devices with embedded microprocessors as target technology and the design of multimedia systems for broadcasting networks as reference application.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Hardware-accelerated Implementation of EMD Hardware and Software Co-design Evalution for HHT
    Wang, Lei
    Vai, Mang I.
    Mak, Peng Un
    Ieong, Chio In
    2010 3RD INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2010), VOLS 1-7, 2010, : 912 - 915
  • [32] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240
  • [33] Hardware-Software Co-design for BLDC Motor Speed Controller Design
    Alecsa, Bogdan
    Onea, Alexandru
    ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
  • [34] Research on Software-hardware Co-design of Reconfigurable CNC System
    Wang, Tao
    Wang, Liwen
    Liu, Qingjian
    ADVANCED RESEARCH ON INDUSTRY, INFORMATION SYSTEMS AND MATERIAL ENGINEERING, PTS 1-7, 2011, 204-210 : 458 - +
  • [35] SOFTWARE/HARDWARE CO-DESIGN OF MODULAR EXPONENTIATION FOR EFFICIENT RSA CRYPTOSYSTEM
    Issad, M.
    Boudraa, B.
    Anane, M.
    Anane, N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)
  • [36] Deep Learning Hardware/Software Co-Design for Heart Sound Classification
    Jhong, Wun-Siou
    Chu, Shao-, I
    Huang, Yu-Jung
    Hsu, Tsun-Yi
    Lin, Wei-Chen
    Huang, Pokai
    Wang, Jia-Jung
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 27 - 28
  • [37] A Scalable Hardware/Software Co-design Approach for Efficient Polynomial Multiplication
    Meszlenyi, Lorant
    Kavun, Elif Bilge
    Keskinkurt-Paksoy, Irem
    Khalid, Ayesha
    Yalcin, Tolga
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [38] A software-hardware co-design method for deprivileging instructions in virtualization
    Tai, Y. (taiyunfang@ict.ac.cn), 1600, Inst. of Scientific and Technical Information of China (22): : 1149 - 1154
  • [39] Hardware/Software Co-design for the Signal Processing of Dielectric Materials Characterization
    Kamaleldin, Ahmed
    Wagner, Jonas
    Rolfes, Ilona
    Barowski, Jan
    Goehringer, Diana
    2020 THIRD INTERNATIONAL WORKSHOP ON MOBILE TERAHERTZ SYSTEMS (IWMTS), 2020,
  • [40] Hardware/Software Co-Design of a High-Speed Othello Solver
    Gangwar, Pranav
    Maurya, Satvik
    Garg, Shubham
    Goyal, Sakshi
    Kumar, Aditya S.
    Dalmia, Preyesh
    Pandey, Neeta
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1223 - 1226