Accelerating a MPEG-4 video decoder through custom software/hardware co-design

被引:0
|
作者
Diaz, Jorge L. [1 ]
Barreto, Dacil [1 ]
Garcia, Luz [1 ]
Marrero, Gustavo [1 ]
Carballo, Pedro P. [1 ]
Nunez, Antonio [1 ]
机构
[1] Univ Las Palmas Gran Canaria, IUMA, Inst Appl Microelect, Las Palmas Gran Canaria 35017, Spain
来源
VLSI CIRCUITS AND SYSTEMS III | 2007年 / 6590卷
关键词
MPEG-4 video decoder; CASSE; motion compensation; IDCT; software/hardware co-design; hardware coprocessors; verification; integration; FPGA;
D O I
10.1117/12.722068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a novel methodology to accelerate an MPEG-4 video decoder using software/hardware co-design for wireless DAB/DMB networks. Software support includes the services provided by the embedded kernel mu C/OS-II, and the application tasks mapped to software. Hardware support includes several custom co-processors and a communication architecture with bridges to the main system bus and with a dual port SRAM. Synchronization among tasks is achieved at two levels, by a hardware protocol and by kernel level scheduling services. Our reference application is an MPEG-4 video decoder composed of several software functions and written using a special C++ library named CASSE. Profiling and space exploration techniques were used previously over the Advanced Simple Profile (ASP) MPEG-4 decoder to determinate the best HW/SW partition developed here. This research is part of the ARTEMI project and its main goal is the establishment of methodologies for the design of real-time complex digital systems using Programmable Logic Devices with embedded microprocessors as target technology and the design of multimedia systems for broadcasting networks as reference application.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Hardware/Software Co-design for A Wireless Sensor Network Platform
    Hsieh, Chih-Ming
    Samie, Farzad
    Srouji, M. Sammer
    Wang, Manyi
    Wang, Zhonglei
    Henkel, Joerg
    2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2014,
  • [22] Hardware software co-design of a fast bilateral filter in FPGA
    Pal, Chandrajit
    Chaudhury, Kunal N.
    Samanta, Asit
    Chakrabarti, Amlan
    Ghosh, Ranjan
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [23] Hardware/software co-design methodology of SOPC based FPGAS
    Tang, Wei
    Ge, Baojian
    DCABES 2007 Proceedings, Vols I and II, 2007, : 1203 - 1206
  • [24] Convolutional neural network acceleration with hardware/software co-design
    Chen, Andrew Tzer-Yeu
    Biglari-Abhari, Morteza
    Wang, Kevin I-Kai
    Bouzerdoum, Abdesselam
    Tivive, Fok Hing Chi
    APPLIED INTELLIGENCE, 2018, 48 (05) : 1288 - 1301
  • [25] Whirlpool SoPC Implementation - Hardware/Software Co-Design Example
    Krawczyk, Kamil
    Tomaszewicz, Pawel
    Rawski, Mariusz
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2012, 58 (01) : 21 - 26
  • [26] Hardware/Software Co-design for a Gender Recognition Embedded System
    Chen, Andrew Tzer-Yeu
    Biglari-Abhari, Morteza
    Wang, Kevin I-Kai
    Bouzerdoum, Abdesselam
    Tivive, Fok Hing Chi
    TRENDS IN APPLIED KNOWLEDGE-BASED SYSTEMS AND DATA SCIENCE, 2016, 9799 : 541 - 552
  • [27] Convolutional neural network acceleration with hardware/software co-design
    Andrew Tzer-Yeu Chen
    Morteza Biglari-Abhari
    Kevin I-Kai Wang
    Abdesselam Bouzerdoum
    Fok Hing Chi Tivive
    Applied Intelligence, 2018, 48 : 1288 - 1301
  • [28] Hardware/software co-design for JPEG encoder test bench
    Liang, X. (minnielxy@gmail.com), 1600, Advanced Institute of Convergence Information Technology (04): : 258 - 266
  • [29] Achievement of virtual reality system by hardware/software co-design
    Yan, Wei
    Wu, Wenxian
    Shao, Yan
    An, Jing
    Sensor Letters, 2014, 12 (02) : 260 - 263
  • [30] Functional Verification of an MPEG-4 Decoder Design Using a Random Constrained Movie Generator
    Silveira, George Sobral
    da Silva, Karina R. G.
    Melcher, Elmar U. K.
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 360 - 364