Accelerating a MPEG-4 video decoder through custom software/hardware co-design

被引:0
|
作者
Diaz, Jorge L. [1 ]
Barreto, Dacil [1 ]
Garcia, Luz [1 ]
Marrero, Gustavo [1 ]
Carballo, Pedro P. [1 ]
Nunez, Antonio [1 ]
机构
[1] Univ Las Palmas Gran Canaria, IUMA, Inst Appl Microelect, Las Palmas Gran Canaria 35017, Spain
来源
VLSI CIRCUITS AND SYSTEMS III | 2007年 / 6590卷
关键词
MPEG-4 video decoder; CASSE; motion compensation; IDCT; software/hardware co-design; hardware coprocessors; verification; integration; FPGA;
D O I
10.1117/12.722068
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a novel methodology to accelerate an MPEG-4 video decoder using software/hardware co-design for wireless DAB/DMB networks. Software support includes the services provided by the embedded kernel mu C/OS-II, and the application tasks mapped to software. Hardware support includes several custom co-processors and a communication architecture with bridges to the main system bus and with a dual port SRAM. Synchronization among tasks is achieved at two levels, by a hardware protocol and by kernel level scheduling services. Our reference application is an MPEG-4 video decoder composed of several software functions and written using a special C++ library named CASSE. Profiling and space exploration techniques were used previously over the Advanced Simple Profile (ASP) MPEG-4 decoder to determinate the best HW/SW partition developed here. This research is part of the ARTEMI project and its main goal is the establishment of methodologies for the design of real-time complex digital systems using Programmable Logic Devices with embedded microprocessors as target technology and the design of multimedia systems for broadcasting networks as reference application.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Parallel algorithm implementation of MPEG-4 video decoder on DSP
    Li, DM
    Li, ZH
    NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 148 - 153
  • [2] Hardware/Software Co-design for Accelerating Human Action Recognition
    Alhammami, Muhammad
    Pun, Ooi Chee
    Haw, Tan Wooi
    2015 IEEE CONFERENCE ON SUSTAINABLE UTILIZATION AND DEVELOPMENT IN ENGINEERING AND TECHNOLOGY (CSUDET), 2015,
  • [3] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    Ma, Kefan
    Xiao, Liquan
    Zhang, Jianmin
    Li, Tiejun
    CHINESE JOURNAL OF ELECTRONICS, 2019, 28 (05) : 953 - 961
  • [4] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    MA Kefan
    XIAO Liquan
    ZHANG Jianmin
    LI Tiejun
    ChineseJournalofElectronics, 2019, 28 (05) : 953 - 961
  • [5] On the Co-Design of Quantum Software and Hardware
    Li, Gushu
    Wu, Anbang
    Shi, Yunong
    Javadi-Abhari, Ali
    Ding, Yufei
    Xie, Yuan
    PROCEEDINGS OF THE 8TH ACM INTERNATIONAL CONFERENCE ON NANOSCALE COMPUTING AND COMMUNICATION (ACM NANOCOM 2021), 2021,
  • [6] A Software/Hardware Co-design Local Irregular Sparsity Method for Accelerating CNNs on FPGA
    Shang, Jiangwei
    Zhang, Zhan
    Li, Chuanyou
    Zhang, Kun
    Qian, Lei
    Liu, Hongwei
    51ST INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS PROCEEDINGS, ICPP 2022, 2022,
  • [7] Realizing Mathematics of Arrays Operations as Custom Architecture Hardware-Software Co-Design Solutions
    Grout, Ian Andrew
    Mullin, Lenore
    INFORMATION, 2022, 13 (11)
  • [8] ANNA: Accelerating Neural Network Accelerator through software-hardware co-design for vertical applications in edge systems
    Li, Chuanyou
    Zhang, Kun
    Li, Yifan
    Shang, Jiangwei
    Zhang, Xinyue
    Qian, Lei
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2023, 140 : 91 - 103
  • [9] Hardware and Software Co-Design for Robot Arm
    Meshram, Urmila
    Harkare, R. R.
    Meshram, Devendra
    CONTEMPORARY COMPUTING, PT 2, 2010, 95 : 241 - +
  • [10] Software-hardware co-design for accelerating large-scale graph convolutional network inference on FPGA
    Ran, Shaolin
    Zhao, Beizhen
    Dai, Xing
    Cheng, Cheng
    Zhang, Yong
    NEUROCOMPUTING, 2023, 532 : 129 - 140