共 32 条
[2]
[Anonymous], 2012, NANOELECTRONICS INFO
[4]
Becherer M, 2013, PROC EUR S-STATE DEV, P276, DOI 10.1109/ESSDERC.2013.6818872
[5]
Becherer M., 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P474, DOI 10.1109/ISSCC.2009.4977514
[6]
Breitkreutz S., 2011, ESSDERC 2011 - 41st European Solid State Device Research Conference, P323, DOI 10.1109/ESSDERC.2011.6044169
[7]
Breitkreutz S., 2013, IEEE International Electron Devices Meeting, P22
[8]
Breitkreutz S., 2015, J APPL PHYS
[9]
1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate
[J].
JEMS 2013 - JOINT EUROPEAN MAGNETIC SYMPOSIA,
2014, 75