Low-power 3D integrated ferromagnetic computing

被引:0
作者
Becherer, M. [1 ]
Breitkreutz, S. [1 ]
Eichwald, I. [1 ]
Ziemys, G. [1 ]
Kiermaier, J. [1 ]
Csaba, G. [2 ]
Schmitt-Landsiedel, D. [1 ]
机构
[1] Tech Univ Munich, Lehrstuhl Tech Elekt, D-80333 Munich, Germany
[2] Univ Notre Dame, Ctr Nanosci & Technol, Notre Dame, IN 46556 USA
来源
2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS) | 2015年
关键词
NANOMAGNETIC LOGIC; FULL ADDER; GATE;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As CMOS scaling becomes more and more challenging there is strong impetus for beyond CMOS device research to add new functionality to ICs. In this article, a promising technology with non-volatile ferromagnetic computing states the so-called perpendicular Nanomagnetic Logic (pNML) - is reviewed. After introducing the 2D planar implementation of NML with magnetization perpendicular to the surface, the path to monolithically 3D integrated systems is discussed. Instead of CMOS substitution, additional functionality is added by a co-processor architecture as a prospective back-end-of-line (BEOL) process. The unconventional computation in the ferromagnetic domain can lead to highly dense computing structures without leakage currents, atto-joule dissipation per bit operation and data-throughputs comparable to state-of-the-art high-performance CMOS CPUs.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 32 条
[1]   Magnetic domain-wall logic [J].
Allwood, DA ;
Xiong, G ;
Faulkner, CC ;
Atkinson, D ;
Petit, D ;
Cowburn, RP .
SCIENCE, 2005, 309 (5741) :1688-1692
[2]  
[Anonymous], 2012, NANOELECTRONICS INFO
[3]   Towards on-chip clocking of perpendicular Nanomagnetic Logic [J].
Becherer, M. ;
Kiermaier, J. ;
Breitkreutz, S. ;
Eichwald, I. ;
Ziemys, G. ;
Csaba, G. ;
Schmitt-Landsiedel, D. .
SOLID-STATE ELECTRONICS, 2014, 102 :46-51
[4]  
Becherer M, 2013, PROC EUR S-STATE DEV, P276, DOI 10.1109/ESSDERC.2013.6818872
[5]  
Becherer M., 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P474, DOI 10.1109/ISSCC.2009.4977514
[6]  
Breitkreutz S., 2011, ESSDERC 2011 - 41st European Solid State Device Research Conference, P323, DOI 10.1109/ESSDERC.2011.6044169
[7]  
Breitkreutz S., 2013, IEEE International Electron Devices Meeting, P22
[8]  
Breitkreutz S., 2015, J APPL PHYS
[9]   1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate [J].
Breitkreutz, Stephan ;
Eichwald, Irina ;
Kiermaier, Josef ;
Papp, Adam ;
Csaba, Gyoergy ;
Niemier, Michael ;
Porod, Wolfgang ;
Schmitt-Landsiedel, Doris ;
Becherer, Markus .
JEMS 2013 - JOINT EUROPEAN MAGNETIC SYMPOSIA, 2014, 75
[10]   Controlled domain wall pinning in nanowires with perpendicular magnetic anisotropy by localized fringing fields [J].
Breitkreutz, Stephan ;
Eichwald, Irina ;
Kiermaier, Josef ;
Hiblot, Gaspard ;
Csaba, Gyorgy ;
Porod, Wolfgang ;
Schmitt-Landsiedel, Doris ;
Becherer, Markus .
JOURNAL OF APPLIED PHYSICS, 2014, 115 (17)