Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters

被引:25
|
作者
Naghibzadeh, Armin [1 ]
Houshmand, Monireh [2 ]
机构
[1] Imam Reza Int Univ, Dept Comp Engn, Mashhad, Iran
[2] Imam Reza Int Univ, Dept Elect Engn, Mashhad, Iran
关键词
Arithmetic Logic Unit (ALU); Reversible ALU; Reversible Gates; Reversible Circuits; Feynman Gate;
D O I
10.1007/s10825-017-1004-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the most promising solutions for replacing present technologies is Quantum Cellular Automata (QCA) technology. Considering its nature, this technology has very low energy losses. On the other hand, designing circuits that are without waste of information or reversible can be useful for decreasing energy losses. The arithmetic logic unit (ALU) is recognized as the basis of processor systems. In this paper, a reversible ALU is proposed along with its implementation and simulation QCA cells that benefit from a new reversible gate that we call NHG (Naghibzadeh-Hoshmand Gate). The proposed NHG gate has better performance in terms of cost and delay when compared with similar gates. Thus, the ALU shows acceptable improvement in measures used to evaluate reversible circuits and circuits implemented with QCA cells when compared with previous works.
引用
收藏
页码:883 / 895
页数:13
相关论文
共 50 条
  • [21] Design of a Power Efficient ALU Using Reversible Logic Gates
    Rahim, B. Abdul
    Dhananjaya, B.
    Fahimuddin, S.
    Dastagiri, N. Bala
    ICCCE 2018, 2019, 500 : 469 - 479
  • [22] Design and Optimization of 8 bit ALU using Reversible Logic
    Deeptha, A.
    Muthanna, Drishika
    Dhrithi, M.
    Pratiksha, M.
    Kariyappa, B. S.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1632 - 1636
  • [23] Correction to: Novel design and simulation of reversible ALU in quantum dot cellular automata
    Behrouz Safaiezadeh
    Ebrahim Mahdipour
    Majid Haghparast
    Samira Sayedsalehi
    Mehdi Hosseinzadeh
    The Journal of Supercomputing, 2022, 78 : 883 - 883
  • [24] Design of Low Power Fault Tolerant Reversible Multiplexer Using QCA
    Maity, Moumita
    Ghosal, Prasun
    Das, Bishwarup
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 467 - 470
  • [25] Design and Implementation of Arithmetic Logic Unit (ALU) using Modified Novel Bit Adder in QCA
    Kanimozhi, V
    Shankar, Gowri R.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [26] Reversible logic circuit design using QCA based modified Fredkin gate
    Das, Jadav C.
    Chattopadhyay, Tanay
    De, Debashis
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (02)
  • [27] An optimal design of conservative efficient reversible parity logic circuits using QCA
    Bahar A.N.
    Ahmad F.
    Nahid N.M.
    Kamrul Hassan M.
    Abdullah-Al-Shafi M.
    Ahmed K.
    International Journal of Information Technology, 2019, 11 (4) : 785 - 794
  • [28] An ultra-area-efficient ALU design in QCA technology using synchronized clock zone scheme
    Mukesh Patidar
    Upendra Singh
    Surendra Kumar Shukla
    Giriraj Kumar Prajapati
    Namit Gupta
    The Journal of Supercomputing, 2023, 79 : 8265 - 8294
  • [29] An ultra-area-efficient ALU design in QCA technology using synchronized clock zone scheme
    Patidar, Mukesh
    Singh, Upendra
    Shukla, Surendra Kumar
    Prajapati, Giriraj Kumar
    Gupta, Namit
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (08): : 8265 - 8294
  • [30] Design and Analysis of FPGA Based 32 Bit ALU Using Reversible Gates
    Swamynathan, S. M.
    Banumathi, V.
    2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,