共 50 条
- [22] Design and Optimization of 8 bit ALU using Reversible Logic 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1632 - 1636
- [23] Correction to: Novel design and simulation of reversible ALU in quantum dot cellular automata The Journal of Supercomputing, 2022, 78 : 883 - 883
- [24] Design of Low Power Fault Tolerant Reversible Multiplexer Using QCA 2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING APPLICATIONS OF INFORMATION TECHNOLOGY (EAIT), 2012, : 467 - 470
- [25] Design and Implementation of Arithmetic Logic Unit (ALU) using Modified Novel Bit Adder in QCA 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
- [28] An ultra-area-efficient ALU design in QCA technology using synchronized clock zone scheme The Journal of Supercomputing, 2023, 79 : 8265 - 8294
- [29] An ultra-area-efficient ALU design in QCA technology using synchronized clock zone scheme JOURNAL OF SUPERCOMPUTING, 2023, 79 (08): : 8265 - 8294
- [30] Design and Analysis of FPGA Based 32 Bit ALU Using Reversible Gates 2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,