A low-parasitic collector construction for high-speed SiGe:C HBTs

被引：36

作者：

Heinemann, B ^{[1
]}

Barth, R ^{[1
]}

Bolze, D ^{[1
]}

Drews, J ^{[1
]}

Formanek, P ^{[1
]}

Grabolla, T ^{[1
]}

Haak, U ^{[1
]}

Höppner, W ^{[1
]}

Knoll, D ^{[1
]}

Köpke, K ^{[1
]}

Kuck, B ^{[1
]}

Kurps, R ^{[1
]}

Marschmeyer, S ^{[1
]}

Richter, HH ^{[1
]}

Rücker, H ^{[1
]}

Schley, P ^{[1
]}

Schmidt, D ^{[1
]}

Winkler, W ^{[1
]}

Wolansky, D ^{[1
]}

Wulf, HE ^{[1
]}

Yamamoto, Y ^{[1
]}

机构：

[1] IHP, D-15236 Frankfurt, Oder, Germany

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST | 2004年

关键词：

D O I：

10.1109/IEDM.2004.1419123

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a new collector construction for high-speed SiGe:C HBTs that substantially reduces the parasitic base-collector capacitance by selectively underetching of the collector region. The impact of the collector module on RF performance is demonstrated in separate bipolar processes for npn and prip devices. A minimum gate delay of 3.2ps was achieved for CML ring oscillators with npn transistors featuring f(T)/ f(max) values of 300GHz/250GHz at BVCEO = 1.8V. For pnp devices with f(T)/ f(max) values of 135GHz /140GHz at BVCEO = 2.5V a gate delay of 5.9ps is demonstrated. Further vertical scaling of the doping profiles increases f(T) to 380GHz at BVCEO = 1.5V for npn's and 155GHz at BVCEO = 2.3V for pnp's, but ring oscillator speed and f(max), degraded.

引用

页码：251 / 254

页数：4

共 50 条

[41] MONOLITHIC GAAS HBTS POWER HIGH-SPEED LOGAMPS
不详
MICROWAVES & RF, 1993, 32 (10) : 122 - 123
[42] Advanced Extraction Procedure for Parasitic Collector Series Resistance Contributions in High-Speed BiCMOS Technologies
Stein, F.
Derrier, N.
Maneux, C.
Celi, D.
2013 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2013, : 33 - 36
[43] Extraction of collector-base resistance of UHV/CVD SiGe HBTs operating at low temperatures
Gogineni, U
Niu, G
Cressler, JD
JOURNAL DE PHYSIQUE IV, 1998, 8 (P3): : 95 - 98
[44] HIGH-PERFORMANCE ALINAS/GAINAS HBTS FOR HIGH-SPEED, LOW-POWER DIGITAL CIRCUITS
FARLEY, CW
CHANG, MF
ASBECK, PM
WANG, KC
SHENG, NH
PIERSON, R
NUBLING, RB
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2601 - 2602
[45] Modeling the base-collector heterojunction barrier effect at high current densities of SiGe HBTs
Song, J
Yuan, JS
SOLID-STATE ELECTRONICS, 1999, 43 (02) : 457 - 461
[46] SiGe technology: Heteroepitaxy and high-speed microelectronics
Mooney, PM
Chu, JO
ANNUAL REVIEW OF MATERIALS SCIENCE, 2000, 30 : 335 - 362
[47] Electrostatic capacitances of high-speed SiGe HBT
Zerounian, Nicolas
Garcia, Eloy Ramirez
Aniel, Frederic
Barbalat, Benoit
Chevalier, Pascal
Chantre, Alain
2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 25 - +
[48] High-voltage HBTs compatible with high-speed SiGeBiCMOS technology
Geynet, B.
Chevalier, P.
Chouteau, S.
Avenier, G.
Schwartzmann, T.
Gloria, D.
Dambrine, G.
Danneville, F.
Chantre, A.
2008 IEEE TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2008, : 210 - +
[49] High-Speed SiGe BiCMOS Technologies and Circuits
Mai A.
Garcia Lopez I.
Rito P.
Nagulapalli R.
Awny A.
Elkhouly M.
Eissa M.
Ko M.
Malignaggi A.
Kucharski M.
Ng H.J.
Schmalz K.
Kissinger D.
International Journal of High Speed Electronics and Systems, 2017, 26 (1-2)
[50] Undoped-emitter InP/InGaAs HBTs for high-speed and low-power applications
Ida, M
Kurishima, K
Nakajima, H
Watanabe, N
Yamahata, S
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 854 - 856

← 1 2 3 4 5 →