A low-parasitic collector construction for high-speed SiGe:C HBTs

被引：36

作者：

Heinemann, B ^{[1
]}

Barth, R ^{[1
]}

Bolze, D ^{[1
]}

Drews, J ^{[1
]}

Formanek, P ^{[1
]}

Grabolla, T ^{[1
]}

Haak, U ^{[1
]}

Höppner, W ^{[1
]}

Knoll, D ^{[1
]}

Köpke, K ^{[1
]}

Kuck, B ^{[1
]}

Kurps, R ^{[1
]}

Marschmeyer, S ^{[1
]}

Richter, HH ^{[1
]}

Rücker, H ^{[1
]}

Schley, P ^{[1
]}

Schmidt, D ^{[1
]}

Winkler, W ^{[1
]}

Wolansky, D ^{[1
]}

Wulf, HE ^{[1
]}

Yamamoto, Y ^{[1
]}

机构：

[1] IHP, D-15236 Frankfurt, Oder, Germany

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST | 2004年

关键词：

D O I：

10.1109/IEDM.2004.1419123

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a new collector construction for high-speed SiGe:C HBTs that substantially reduces the parasitic base-collector capacitance by selectively underetching of the collector region. The impact of the collector module on RF performance is demonstrated in separate bipolar processes for npn and prip devices. A minimum gate delay of 3.2ps was achieved for CML ring oscillators with npn transistors featuring f(T)/ f(max) values of 300GHz/250GHz at BVCEO = 1.8V. For pnp devices with f(T)/ f(max) values of 135GHz /140GHz at BVCEO = 2.5V a gate delay of 5.9ps is demonstrated. Further vertical scaling of the doping profiles increases f(T) to 380GHz at BVCEO = 1.5V for npn's and 155GHz at BVCEO = 2.3V for pnp's, but ring oscillator speed and f(max), degraded.

引用

页码：251 / 254

页数：4

共 50 条

[21] Parasitic electrostatic capacitance of high-speed SiGe Heterojunction Bipolar Transistors
Zerounian, Nicolas
Aniel, Frederic
Barbalat, Benoit
Chevalier, Pascal
Chantre, Alain
SOLID-STATE ELECTRONICS, 2009, 53 (05) : 483 - 489
[22] High-speed scaled-down self-aligned SEG SiGe HBTs
Washio, K
Ohue, E
Hayami, R
Kodama, A
Shimamoto, H
Miura, M
Oda, K
Suzumura, I
Tominari, T
Hashimoto, T
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2417 - 2424
[23] TCAD Calibration of High-Speed Si/SiGe HBTs in 55-nm BiCMOS
Vu, V-T
Celi, D.
Zimmer, T.
Fregonese, S.
Chevalier, P.
SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 113 - 119
[24] Novel Ge-profile design for high-speed SiGe HBTs: modelling and analysis
Patri, VS
Kumar, MJ
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (05): : 291 - 296
[25] Applications and processing of SiGe and SiGe:C for high-speed HBT devices
Meyer, DJ
Webb, DA
Ward, MG
Sellar, JD
Zeng, PY
Robinson, J
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2001, 4 (06) : 529 - 533
[26] Low Frequency Noise in High Speed SiGe:C HBTs after Forward and Mixed-Mode Stress
Diop, Malick
Leyris, Cedric
Revil, Nathalie
Marin, Mathieu
Ghibaudo, Gerard
NOISE AND FLUCTUATIONS, 2009, 1129 : 629 - +
[27] Degradation and Recovery of High-Speed SiGe HBTs under Very High Reverse EB Stress Conditions
Sasso, G.
Rinaldi, N.
Fischer, G. G.
Heinemann, B.
2014 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2014, : 41 - 44
[28] NOVEL SUPERJUNCTION COLLECTOR POWER SiGe HBTS WITH HIGH THERMAL STABILITY
Jin, Dongyue
Zhao, Xinyi
Zhang, Wanrong
Wang, Xiao
Hu, Ruixin
Fu, Qiang
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[29] A novel isolation scheme featuring cavities in the collector for a high-speed 0.13μm SiGe:C BiCMOS technology
Choi, L. J.
Van Huylenbroeck, S.
Donkers, J.
van Noort, W. D.
Piontek, A.
Sibaja-Hernandez, A.
Meunier-Beillard, P.
Neuilly, F.
Kunnen, E.
Leray, P.
Vleugels, F.
Venegas, R.
Hijzen, E.
Decoutere, S.
2007 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2007, : 158 - +
[30] An investigation of the static and dynamic characteristics of high speed SiGe:C HBTs using a poly-SiGe emitter
Martinet, B
Romagna, F
Kermarrec, O
Campidelli, Y
Saguin, F
Baudry, H
Marty, M
Dutartre, D
Chantre, A
PROCEEDINGS OF THE 2002 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2002, : 147 - 150

← 1 2 3 4 5 →