Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits

被引：25
|
作者：
Yeh, Chih-Ting [1 ,2 ]
Ker, Ming-Dou [1 ,3 ]
Liang, Yung-Chih [2 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[2] Ind Technol Res Inst, Informat & Commun Res Labs, Circuit Design Dept, Hsinchu 31040, Taiwan
[3] I Shou Univ, Dept Elect Engn, Kaohsiung 840, Taiwan
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2010年 / 10卷 / 02期
关键词：
Diode; electrostatic discharge (ESD); layout; radio-frequency (RF); LOW-CAPACITANCE; SCR;
D O I：
10.1109/TDMR.2010.2043433
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The diode operated in forward-biased condition has been widely used as an effective on-chip electrostatic discharge (ESD) protection device at radio-frequency (RF) front-end and high-speed input/output (I/O) pads due to the small parasitic loading effect and high ESD robustness in CMOS integrated circuits (ICs). This work presents new ESD protection diodes drawn in the octagon, waffle-hollow, and octagon-hollow layout styles to improve the efficiency of ESD current distribution and to reduce the parasitic capacitance. The measured results confirmed that they can achieve smaller parasitic capacitance under the same ESD robustness level as compared to the stripe and waffle diodes, especially for the diodes drawn in the hollow layout style. Therefore, the signal degradation of RF and high-speed transmission can be reduced because of smaller parasitic capacitance from the new proposed diodes.
引用
收藏
页码：238 / 246
页数：9
相关论文
共 28 条
  • [21] A novel SCR ESD protection structure with low-loading and latchup immunity for high-speed I/O pad
    Lai, CS
    Liu, MH
    Su, S
    Lu, TC
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 80 - 83
  • [22] ESD protection design for giga-Hz high-speed I/O interfaces in a 130-nm CMOS process
    Hsiao, Yuan-Wen
    Ker, Ming-Dou
    Chiu, Po-Yen
    Huang, Chun
    Tseng, Yuh-Kuang
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 277 - +
  • [23] Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process
    Hsiao, Yuan-Wen
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2009, 49 (06) : 650 - 659
  • [24] High-Q electrostatic discharge (ESD) protection devices for use at radio frequency (RF) and broad-band I/O pins
    Joshi, S
    Hyvonen, S
    Rosenbaum, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) : 1484 - 1488
  • [25] RF/High-Speed I/O ESD Protection: Co-optimizing Strategy Between BEOL Capacitance and HBM Immunity in Advanced CMOS Process
    Son, Dokyun
    Park, Jaeyeol
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2778 - 2784
  • [26] A fail-safe ESD protection circuit with 230 fF linear capacitance for high-speed/high-precision 0.18 μm CMOS I/O application
    Lin, J
    Duvvury, C
    Haroun, B
    Oguzman, I
    Somayaji, A
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 349 - 352
  • [27] Design, modeling, and characterization of monolithically integrated InP-based (1.55 mu m) high-speed (24Gb/s) p-i-nMBT front-end photoreceivers
    Yang, KH
    GutierrezAitken, AL
    Zhang, XK
    Haddad, GI
    Bhattacharya, P
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 1996, 14 (08) : 1831 - 1839
  • [28] COHERENT RECEIVER FRONT-END MODULE INCLUDING A POLARIZATION DIVERSITY WAVE-GUIDE OIC AND A HIGH-SPEED INGAAS TWIN-DUAL P-I-N PHOTODIODE OEIC BOTH BASED ON INP
    HAMACHER, M
    HEIDRICH, H
    KRUGER, U
    STENZEL, R
    BAUER, JG
    ALBRECHT, H
    IEEE PHOTONICS TECHNOLOGY LETTERS, 1992, 4 (11) : 1234 - 1237
123