Suppression of dielectric crystallization on metal by introduction of SiO2 layer for metal floating gate memory blocking oxide

被引:1
|
作者
Jayanti, Srikant [1 ]
Misra, Veena [1 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
基金
美国国家科学基金会;
关键词
aluminium compounds; amorphous state; crystallisation; flash memories; hafnium compounds; high-k dielectric thin films; MIM structures; permittivity; silicon compounds; thermal stability; X-ray diffraction;
D O I
10.1063/1.3661173
中图分类号
O59 [应用物理学];
学科分类号
摘要
A technique of reducing the higher degree of dielectric crystallization on polycrystalline metal has been investigated by inserting a thin SiO2 layer interfacing the metal for application as high-k blocking oxide in metal floating gate FLASH memories. Grazing incidence x-ray diffraction study showed that the insertion of an amorphous interfacial layer (IL) suppresses the crystallization of HfAlO blocking oxide considerably. The electrical performance of the blocking oxide stacks was characterized using metal-insulator-metal capacitors, and the thermal stability was observed to improve by more than an order of magnitude with the incorporation of SiO2 IL. (C) 2011 American Institute of Physics. [doi:10.1063/1.3661173]
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Exploring thermally stable metal-oxide/SiO2 stack for metal oxide semiconductor memory and demonstration of pulse controlled linear response
    Asanuma, Shutaro
    Sumita, Kyoko
    Miyaguchi, Yusuke
    Horita, Kazumasa
    Masuda, Takeshi
    Jimbo, Takehito
    Miyata, Noriyuki
    APPLIED PHYSICS EXPRESS, 2023, 16 (06)
  • [32] Spatial distribution of electrically active defects in dual-layer (SiO2/HfO2) gate dielectric n-type metal oxide semiconductor field effect transistors
    Nguyen, T.
    Savio, A.
    Militaru, L.
    Plossu, C.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (01): : 329 - 332
  • [33] The effect of the Floating Gate/tunnel SiO2 interface on FLASH memory data retention reliability
    Kubota, T
    Ando, K
    Muramatsu, S
    NEC RESEARCH & DEVELOPMENT, 1997, 38 (04): : 412 - 418
  • [34] Electrical study of MOS structure with Ge embedded in SiO2 as floating gate for nonvolatile memory
    Kanoun, M
    Lemiti, M
    Bremond, G
    Souifi, A
    Bassani, E
    Berbezier, I
    SUPERLATTICES AND MICROSTRUCTURES, 2004, 36 (1-3) : 143 - 148
  • [35] Effect of the floating gate/tunnel SiO2 interface on FLASH memory data retention reliability
    Kubota, T
    Ando, K
    Muramatsu, S
    1996 IEEE INTERNATIONAL RELIABILITY PHYSICS PROCEEDINGS, 34TH ANNUAL, 1996, : 12 - 16
  • [36] FLASH memory data retention reliability and the floating gate/tunnel SiO2 interface characteristics
    Kubota, T
    Ando, K
    Muramatsu, S
    APPLIED SURFACE SCIENCE, 1997, 117 : 253 - 258
  • [37] Advanced MOSFETs using HfTaON/SiO2 gate dielectric and TaN metal gate with excellent performances for low standby power application
    Yu, XF
    Zhu, CX
    Yu, MB
    Li, MF
    Chin, A
    Tung, CH
    Gui, D
    Kwong, DL
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 31 - 34
  • [38] Electron and hole storage in a floating gate consisting of Si nanocrystals embedded in a SiO2 layer
    Oh, Do-Hyun
    Lee, Soojin
    Cho, Woon-Jo
    Kim, Jae-Ho
    Kim, Tae Whan
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 50 (06) : 1755 - 1759
  • [39] Metal/High-k/Metal Nanocrystal/SiO2 Gate Stacks for NAND Flash Applications
    Mahapatra, Souvik
    Singh, Pawan K.
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 7, 2009, 25 (06): : 481 - 490
  • [40] Efficient methodology for estimation of metal effective work function, interface trap, and fixed oxide charges in metal-oxide-semiconductor capacitors with dual layer high-κ/SiO2 dielectric
    Samanta, Piyas
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2019, 37 (06):