A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology

被引：0
|
作者：
Chung, Ching-Che [1 ]
Chang, Chia-Lin [1 ]
机构：
[1] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan
来源：
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年
关键词：
All digital delay-locked loop (ADDLL); digital controlled delay line; cycle-controlled delay unit; wide-range operation; DLL;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An ultra wide-range delay-locked loop (DLL) has been fabricated in 65nm CMOS technology. The proposed leakage delay unit (LDU) can easily generate a large propagation delay to reduce the difficulties to build up the high-speed digital counter in the cycle-controlled delay unit (CCDU) for a very low-frequency operation. The proposed DLL circuit can operate from 500 KHz to 1 GHz, and the power consumption is 1.8mW @1GHz with very small active area (0.01mm(2)).
引用
收藏
页码：66 / 69
页数：4
相关论文
共 50 条
  • [41] An All-Digital PLL Synthesized from a Digital Standard Cell Library in 65nm CMOS
    Park, Youngmin
    Wentzloff, David D.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [42] A 3 MHz-to-1.8 GHz 94 OAT-to-9.5 mW 0.0153-mm2 All-Digital Delay-Locked Loop in 65-nm CMOS
    Cheng, Chun-Yuan
    Wang, Jinn-Shyan
    Chou, Pei-Yuan
    Chen, Shiou-Ching
    Sun, Chi-Tien
    Chu, Yuan-Hua
    Yang, Tzu-Yi
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 361 - 364
  • [43] A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation
    Cheng, KH
    Lo, YL
    Yu, WF
    Hung, SY
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 90 - 93
  • [44] An All-Digital Clock and Data Recovery Circuit for Spread Spectrum Clocking Applications in 65nm CMOS Technology
    Chung, Ching-Che
    Sheng, Duo
    Lin, Yang-Di
    2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 91 - 94
  • [45] A Bandwidth Tracking Technique for a 65nm CMOS Digital Phase-Locked Loop
    Hsieh, Ping-Hsuan
    Maxey, Jay
    Yang, Chih-Kong Ken
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 124 - +
  • [46] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
    Chuang, Chi-Nan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
  • [47] A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
    Hwang, CS
    Chen, P
    Tsao, HW
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 785 - 788
  • [48] A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for Wireless Sensing Applications
    Galapon, Fredrick Angelo R.
    Agaton, Mark Allen D.
    Leynes, Arcel G.
    Noveno, Lemuel Neil M.
    Alvarez, Anastacia B.
    Densing, Chris Vincent J.
    Hizon, John Richard E.
    Rosales, Marc D.
    de Leon, Maria Theresa G.
    Maestro, Rico Jossel M.
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2122 - 2126
  • [49] All-digital delay line-based time difference amplifier in 65 nm CMOS technology
    Razmdideh, Ramin
    Saneei, Mohsen
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 421 - 427
  • [50] An All-Digital PLL with SAR Frequency Locking System in 65nm SOTB CMOS
    Arai, Keita
    Pham, Cong-Kha
    2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
12345