A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology

被引：0
|
作者：
Chung, Ching-Che [1 ]
Chang, Chia-Lin [1 ]
机构：
[1] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi, Taiwan
来源：
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年
关键词：
All digital delay-locked loop (ADDLL); digital controlled delay line; cycle-controlled delay unit; wide-range operation; DLL;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An ultra wide-range delay-locked loop (DLL) has been fabricated in 65nm CMOS technology. The proposed leakage delay unit (LDU) can easily generate a large propagation delay to reduce the difficulties to build up the high-speed digital counter in the cycle-controlled delay unit (CCDU) for a very low-frequency operation. The proposed DLL circuit can operate from 500 KHz to 1 GHz, and the power consumption is 1.8mW @1GHz with very small active area (0.01mm(2)).
引用
收藏
页码：66 / 69
页数：4
相关论文
共 50 条
  • [1] A 600 kHz to 1.2 GHz all-digital delay-locked loop in 65 nm CMOS technology
    Chung, Ching-Che
    Sheng, Duo
    Chang, Chia-Lin
    IEICE ELECTRONICS EXPRESS, 2011, 8 (07): : 518 - 524
  • [2] A Wide-Range All-Digital Delay-Locked Loop for DDR1-DDR5 Applications
    Tsai, Chih-Wei
    Chiu, Yu-Ting
    Tu, Yo-Hao
    Cheng, Kuo-Hsing
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (10) : 1720 - 1729
  • [3] A wide-range and fast-locking all-digital cycle-controlled delay-locked loop
    Chang, HH
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) : 661 - 670
  • [4] A Wide-Range All-Digital Delay-Locked Loop Using Fast-Lock Variable SAR Algorithm
    Chen, Wei-Cheng
    Yang, Rong-Jyi
    Yao, Chia-Yu
    Chen, Chao-Chyun
    IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
  • [5] A 2.5 GHz all-digital delay-locked loop in 0.13 μm CMOS technology
    Yang, Rong-Jyi
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (11) : 2338 - 2347
  • [6] A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture
    Wang, Jinn-Shyan
    Cheng, Chun-Yuan
    Chou, Pei-Yuan
    Yang, Tzu-Yi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (11) : 2635 - 2644
  • [7] A Wide-Range and Harmonic-Free SAR All-Digital Delay Locked Loop
    Kuo, Ko-Chi
    Li, Sz-Hsien
    2015 15TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2015, : 197 - 200
  • [8] A CMOS delay-locked loop based frequency multiplier for wide-range operation
    Weng, Ro-Min
    Su, Tung-Hui
    Liu, Chuan-Yu
    Kuo, Yue-Fang
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 419 - 422
  • [9] A Wide-Range All-Digital Delay-Locked Loop for Double Data Rate Synchronous Dynamic Random Access Memory Application
    Tsai, Chih-Wei
    Chiu, Yu-Ting
    Tu, Yo-Hao
    Cheng, Kuo-Hsing
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [10] A Fast-Locking Wide-Range All-Digital Delay-Locked loop with a Starting SAR-Bit Prediction Mechanism
    Yao, Chia-Yu
    Ho, Yung-Hsiang
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
12345