All-digital PLL array provides reliable distributed clock for SOCs

被引：0

作者：

Javidan, M. ^{[1
]}

Zianbetov, E. ^{[1
]}

Anceau, F. ^{[1
]}

Galayko, D. ^{[1
]}

Korniienko, A. ^{[2
]}

Colinet, E. ^{[2
]}

Scorletti, G. ^{[3
]}

Akre, J. M. ^{[4
]}

Juillard, J. ^{[4
]}

机构：

[1] UPMC Sorbonne Univ, LIP6 Lab, 4 Pl Jussieu, F-75252 Paris 05, France

[2] CEA LETI, F-38054 Grenoble, France

[3] ECL, AMPERE, F-69134 Ecully, France

[4] Supelec, F-91192 Gif Sur Yvette, France

来源：

2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief addresses the problem of clock generation and distribution in globally synchronous locally synchronous chips. A novel architecture of clock generation based on network of coupled all-digital PLLs is proposed. Solutions are proposed to overcome the issues of stability and undesirable synchronized modes (modelocks) of high-order bidirectional PLL networks. The VLSI implementation of the network is discussed in CMOS65 nm technology and the simulation results prove the reliability of the global synchronization by the proposed method.

引用

页码：2589 / 2592

页数：4

共 50 条

[31] A FM-Radio Transmitter Concept based on an All-digital PLL
Neyer, Andreas
Thiel, Bjoern Thorsten
Heinen, Stefan
PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 192 - +
[32] A Precise ΔΣ-based Digitally Controlled Oscillator (DCO) for All-Digital PLL
Jafarzade, Samira
Jannesari, Abumoslem
2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
[33] An All-digital PLL for Satellite Based Navigation in 90 nm CMOS
Neyer, Andreas
Wunderlich, Ralf
Heinen, Stefan
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 41 - 44
[34] Practical Design Considerations for an All-Digital PLL in a Digital Car Radio Reception SoC
Sanchez, Alexander Mora
Moehlmann, Ulrich
Blinzer, Peter
Ehlert, Martin
2016 IEEE 36TH CENTRAL AMERICAN AND PANAMA CONVENTION (CONCAPAN XXXVI), 2016,
[35] An All-Digital PLL with a First Order Noise Shaping Time-to-Digital Converter
Brandonisio, Francesco
Maloberti, Franco
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 241 - 244
[36] All-digital clock deskew buffer with variable duty cycles
Kao, Shao-Ku
Liu, Shen-Iuan
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (06): : 753 - 760
[37] A 1.0μm CMOS all-digital clock multiplier.
Cheng, FKS
Chan, CF
Choy, OCS
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 460 - 462
[38] The application of all-digital array receiver to OTH radar
Wu, Yuanbin
PROCEEDINGS OF 2006 CIE INTERNATIONAL CONFERENCE ON RADAR, VOLS 1 AND 2, 2006, : 1817 - 1820
[39] All-Digital PLL for Bluetooth Low Energy Using 32.768-kHz Reference Clock and ≤0.45-V Supply
Li, Chao-Chieh
Yuan, Min-Shueh
Liao, Chia-Chun
Lin, Yu-Tso
Chang, Chih-Hsien
Staszewski, Robert Bogdan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) : 3660 - 3671
[40] A Dual-loop Injection-locked PLL with All-digital Background Calibration System for On-chip Clock Generation
Deng, Wei
Musa, Ahmed
Siriburanon, Teerachot
Miyahara, Masaya
Okada, Kenichi
Matsuzawa, Akira
2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 21 - 22

← 1 2 3 4 5 →