All-digital PLL array provides reliable distributed clock for SOCs

被引：0

作者：

Javidan, M. ^{[1
]}

Zianbetov, E. ^{[1
]}

Anceau, F. ^{[1
]}

Galayko, D. ^{[1
]}

Korniienko, A. ^{[2
]}

Colinet, E. ^{[2
]}

Scorletti, G. ^{[3
]}

Akre, J. M. ^{[4
]}

Juillard, J. ^{[4
]}

机构：

[1] UPMC Sorbonne Univ, LIP6 Lab, 4 Pl Jussieu, F-75252 Paris 05, France

[2] CEA LETI, F-38054 Grenoble, France

[3] ECL, AMPERE, F-69134 Ecully, France

[4] Supelec, F-91192 Gif Sur Yvette, France

来源：

2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief addresses the problem of clock generation and distribution in globally synchronous locally synchronous chips. A novel architecture of clock generation based on network of coupled all-digital PLLs is proposed. Solutions are proposed to overcome the issues of stability and undesirable synchronized modes (modelocks) of high-order bidirectional PLL networks. The VLSI implementation of the network is discussed in CMOS65 nm technology and the simulation results prove the reliability of the global synchronization by the proposed method.

引用

页码：2589 / 2592

页数：4

共 50 条

[21] Time-domain modeling of an RF all-digital PLL
Syllaios, Ioannis L.
Staszewski, Robert Bogdan
Balsara, Poras T.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) : 601 - 605
[22] An all-digital PLL with supply insensitive digitally controlled oscillator
Seo, Seong-Young
Chun, Jung-Hoon
Jun, Young-Hyun
Kwon, Kee-Won
IEICE ELECTRONICS EXPRESS, 2013, 10 (05):
[23] All-digital PLL using pulse-based DCO
Huang, Hong-Yi
Liu, Jen-Chieh
Cheng, Kuo-Hsing
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1268 - +
[24] All-digital phase locked loop for clock recovery
Wei, H
Cheng, T
ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 395 - 398
[25] A CMOS Digital-Controlled Oscillator for All-Digital PLL Frequency Synthesizer
Lou, Liheng
Chen, Bo
Tang, Kai
Zheng, Yuanjin
2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
[26] An All-Digital Clock Generator for Dynamic Frequency Scaling
Lin, Wei-Ming
Chen, Chao-Chyun
Liu, Shen-Iuan
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 251 - +
[27] Novel universal all-digital clock smoothness technique
Qin, Xiao-Yi
Wang, Han-Sheng
Zeng, Lie-Guang
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (09): : 1276 - 1279
[28] Towards an All-Digital Antenna Array Transmitter
Dinis, Daniel C.
Cordeiro, R. F.
Oliveira, Arnaldo S. R.
Vieira, Jose
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
[29] Fast frequency acquisition all-digital PLL using PVT calibration
Jeon, Hae-Soo
You, Duk-Hyun
Park, In-Cheol
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2625 - 2628
[30] A 12 GHz All-Digital PLL with linearized chirps for FMCW Radar
Markus, Kempf
Juergen, Roeber
Frank, Ohnhaeuser
Robert, Weigel
2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 482 - 485

← 1 2 3 4 5 →