All-digital PLL array provides reliable distributed clock for SOCs

被引：0

作者：

Javidan, M. ^{[1
]}

Zianbetov, E. ^{[1
]}

Anceau, F. ^{[1
]}

Galayko, D. ^{[1
]}

Korniienko, A. ^{[2
]}

Colinet, E. ^{[2
]}

Scorletti, G. ^{[3
]}

Akre, J. M. ^{[4
]}

Juillard, J. ^{[4
]}

机构：

[1] UPMC Sorbonne Univ, LIP6 Lab, 4 Pl Jussieu, F-75252 Paris 05, France

[2] CEA LETI, F-38054 Grenoble, France

[3] ECL, AMPERE, F-69134 Ecully, France

[4] Supelec, F-91192 Gif Sur Yvette, France

来源：

2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief addresses the problem of clock generation and distribution in globally synchronous locally synchronous chips. A novel architecture of clock generation based on network of coupled all-digital PLLs is proposed. Solutions are proposed to overcome the issues of stability and undesirable synchronized modes (modelocks) of high-order bidirectional PLL networks. The VLSI implementation of the network is discussed in CMOS65 nm technology and the simulation results prove the reliability of the global synchronization by the proposed method.

引用

页码：2589 / 2592

页数：4

共 50 条

[1] An all-digital PLL clock multiplier
Olsson, T
Nilsson, P
2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 275 - 278
[2] A distributed synchronization of all-digital PLLs network for clock generation in synchronous SOCs
Shan, Chuan
Zianbetov, Eldar
Anceau, Francois
Billoint, Olivier
Galayko, Dimitri
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[3] A 6-GHZ all all-digital pll for spread spectrum clock generators (SSCG)
Su, Cheng-Dow
Lee, Chieh-Wen
Lee, Tai-Cheng
Su, C.-D., 2012, Chinese Institute of Electrical Engineering (19): : 95 - 103
[4] An All-Digital Offset PLL Architecture
Staszewski, Robert Bogdan
Vemulapalli, Sudheer
Waheed, Khurram
2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 17 - 20
[5] All-digital PLL with ΔΣ DLL embedded TDC
Han, Y.
Lin, D.
Geng, S.
Xu, N.
Rhee, W.
Oh, T-Y
Wang, Z.
ELECTRONICS LETTERS, 2013, 49 (02) : 93 - U3
[6] All-digital PLL with ultra fast acquisition
Staszewski, Robert Bogdan
Shriki, Gabi
Balsara, Poras T.
2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 289 - 292
[7] A DCO Compiler for All-Digital PLL Design
Chung, Ching-Che
Chen, Chen-Han
Lo, Chi-Kuang
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 547 - 550
[8] All-digital PLL with extended tracking capabilities
Lorenzo-Ginori, JV
Naranjo-Bouzas, JA
ELECTRONICS LETTERS, 1997, 33 (18) : 1519 - 1521
[9] All-digital PLL with ultra fast settling
Staszewski, Robert Bogdan
Balsara, Poras T.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 181 - 185
[10] All-digital PLL with extended tracking capabilities
Universidad Central de Las Villas, Villa Clara, Cuba
Electron Lett, 18 (1519-1521):

← 1 2 3 4 5 →