Synthesis of power-managed sequential components based on computational kernel extraction

被引:14
作者
Benini, L
De Micheli, G
Lioy, A
Macii, E
Odasso, G
Poncino, M
机构
[1] Univ Bologna, Dipartimento Elettron Informat & Sistemist, I-40136 Bologna, Italy
[2] Stanford Univ, Comp Syst Lab, Stanford, CA 94305 USA
[3] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
logic synthesis; low-power design; sequential circuitsl;
D O I
10.1109/43.945307
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces a power optimization paradigm for sequential components based on the concept of computational kernel, a highly simplified logic block whose behavior mimics the steady-state behavior of the original specification. We present a flexible framework that supports a number of algorithmic options for carrying out kernel extraction. We first describe an exact symbolic procedure that is applicable to components for which only a functional specification (i.e., the state transition graph) is available. Due to its computational complexity, this procedure is mainly of theoretical interest and it is not usable for large circuits. We then propose two approximate algorithms that can be adopted in practical situations. The first one is simulation-based and it is suitable to cases where input data streams representing typical operation of the component are available. The second approach performs kernel extraction by iteratively refining a structural representation of the component obtained through synthesis. The impact of the power optimization paradigm based on kernel extraction is demonstrated by the results of extensive experimentation carried out on a number of benchmarks of different characteristics and nature.
引用
收藏
页码:1118 / 1131
页数:14
相关论文
共 35 条
  • [1] Precomputation-based sequential logic optimization for low power
    Alidina, Mazhar
    Monteiro, Jose
    Devadas, Srinivas
    Ghosh, Abhijit
    Papaefthymiou, Marios
    [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (04) : 426 - 436
  • [2] [Anonymous], ACM T DES AUTOM ELEC
  • [3] Algebraic decision diagrams and their applications
    Bahar, RI
    Frohm, EA
    Gaona, CM
    Hachtel, GD
    Macii, E
    Pardo, A
    Somenzi, F
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 1997, 10 (2-3) : 171 - 206
  • [4] SAVING POWER BY SYNTHESIZING GATED CLOCKS FOR SEQUENTIAL-CIRCUITS
    BENINI, L
    SIEGEL, P
    DEMICHELI, G
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 32 - 41
  • [5] Automatic synthesis of low-power gated-clock finite-state machines
    Benini, L
    DeMicheli, G
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 630 - 643
  • [6] Synthesis of low-power selectively-clocked systems from high-level specification
    Benini, L
    Vuillod, P
    DeMicheli, G
    Coelho, C
    [J]. 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 57 - 63
  • [7] BENINI L, 1998, P IEEE INT S CIRC SY, V2, P5
  • [8] BERRY G, 1993, P ACM IEEE INT WORKS
  • [9] BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
  • [10] BRYANT R E, 1986, IEEE T COMPUT, V35, P79