Design of a low power multi-channel 10bit SAR ADC

被引：1

作者：

Hong Hui ^{[1
]}

Li Shiliang ^{[1
]}

Liu Shuai ^{[1
]}

机构：

[1] Hangzhou Dianzi Univ, Inst Microelect CAD, Hangzhou 310018, Zhejiang, Peoples R China

来源：

APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY | 2014年 / 513-517卷

关键词：

Low power; SAR ADC; Multi-channel;

D O I：

10.4028/www.scientific.net/AMM.513-517.4576

中图分类号：

TU [建筑科学];

学科分类号：

0813 ;

摘要：

To meet the demand of low power multi-channel ADCs, a 10bit 4-channels SAR ADC using CSMC 0.35um 3.3V 2P4M technology was designed. By optimizing the power dissipation of the interior comparator and the interior DAC, the designed ADC costs only 300uW under 2V single supply with a sampling rate as high as 300KS/s. Meanwhile 1024 points FFT was used with MATLAB tools to analysis and calculate the converted results of the SAR ADC and the calculated results shown the SNR is about 60dB, ENOB is 9.6bit, DNL is 0.033LSB and the INL is 0.312LSB.

引用

页码：4576 / 4579

页数：4

共 50 条

[31] A Low-Power and Performance-Efficient SAR ADC Design [J].

Mirzaie, Nahid ;

Alzahmi, Ahmed ;

Lin, Chung-Ching ;

Kim, Insoo ;

Byun, Gyung-Su .

PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, :3-4

[32] Low-Power 10-Bit SAR ADC using Class-AB type Amplifier for IoT Applications [J].

Shehzad, Khuram ;

Kang, Hye-Young ;

Verma, Deeksha ;

Park, Young Jun ;

Lee, Kang-Yoon .

PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, :224-225

[33] A Design of a 2 bit/cycle SAR ADC Design with Noise Shaping [J].

Chen Z. ;

Gao Y. ;

Zhang L. ;

Wang X. .

Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2022, 42 (05) :536-542

[34] Modified Design of Integrated Ultra Low Power 8-Bit SAR ADC Architecture Proposed for Biomedical Engineering (Pacemaker) [J].

Jain, Jubin ;

Maurya, Vijendra K. ;

Laskar, Rabul Hussain ;

Mathur, Rajeev .

PROCEEDINGS OF THE INTERNATIONAL CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGY, ICICT 2015, VOL 2, 2016, 439 :39-50

[35] A 2.8 fJ/conversion-step 10-bit 500 kS/s SAR ADC with low-power switching scheme and dynamic comparator [J].

Huang, Linlin ;

Wu, Jianhui .

IEICE ELECTRONICS EXPRESS, 2025, 22 (01)

[36] A 10-bit 500-KS/s Low Power SAR ADC with Splitting Comparator for Bio-Medical Applications [J].

Pang, Wen-Yi ;

Wang, Chao-Shiun ;

Chang, You-Kuang ;

Chou, Nai-Kuan ;

Wang, Chorng-Kuang .

2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, :149-152

[37] A 10-Bit Differential Ultra-Low-Power SAR ADC with an Enhanced MSB Capacitor-Split Switching Technique [J].

Sreenivasulu Polineni ;

M. S. Bhat ;

Arulalan Rajan .

Arabian Journal for Science and Engineering, 2019, 44 :2345-2353

[38] A 10-Bit Differential Ultra-Low-Power SAR ADC with an Enhanced MSB Capacitor-Split Switching Technique [J].

Polineni, Sreenivasulu ;

Bhat, M. S. ;

Rajan, Arulalan .

ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2019, 44 (03) :2345-2353

[39] A single-channel 10-bit 160 MS/s SAR ADC in 65 nm CMOS [J].

Lu Yuxiao ;

Sun Lu ;

Li Zhe ;

Zhou Jianjun .

JOURNAL OF SEMICONDUCTORS, 2014, 35 (04)

[40] A single-channel 10-bit 160 MS/s SAR ADC in 65 nm CMOS [J].

卢宇潇 ;

孙麓 ;

李哲 ;

周健军 .

Journal of Semiconductors, 2014, (04) :142-149

← 1 2 3 4 5 →