Design of a low power multi-channel 10bit SAR ADC

被引：1

作者：

Hong Hui ^{[1
]}

Li Shiliang ^{[1
]}

Liu Shuai ^{[1
]}

机构：

[1] Hangzhou Dianzi Univ, Inst Microelect CAD, Hangzhou 310018, Zhejiang, Peoples R China

来源：

APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY | 2014年 / 513-517卷

关键词：

Low power; SAR ADC; Multi-channel;

D O I：

10.4028/www.scientific.net/AMM.513-517.4576

中图分类号：

TU [建筑科学];

学科分类号：

0813 ;

摘要：

To meet the demand of low power multi-channel ADCs, a 10bit 4-channels SAR ADC using CSMC 0.35um 3.3V 2P4M technology was designed. By optimizing the power dissipation of the interior comparator and the interior DAC, the designed ADC costs only 300uW under 2V single supply with a sampling rate as high as 300KS/s. Meanwhile 1024 points FFT was used with MATLAB tools to analysis and calculate the converted results of the SAR ADC and the calculated results shown the SNR is about 60dB, ENOB is 9.6bit, DNL is 0.033LSB and the INL is 0.312LSB.

引用

页码：4576 / 4579

页数：4

共 50 条

[21] A 10bit 20 kS/s 17.7 nW 9.1ENOB reference-insensitive SAR ADC in 0.18 μm CMOS [J].

Liang, Yuhua ;

Zhu, Zhangming .

MICROELECTRONICS JOURNAL, 2018, 73 :24-29

[22] A Low Power SAR ADC Design Based on Segmented Capacitor [J].

An S. ;

Zhang L. ;

Wang B. ;

Wang S. ;

Yang R. .

Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2017, 50 (08) :850-855

[23] A 13.44-Bit Low-Power SAR ADC for Brain-Computer Interface Applications [J].

Yang, Hongyuan ;

Cheong, Jiahao ;

Liu, Cheng .

APPLIED SCIENCES-BASEL, 2025, 15 (10)

[24] A Design of Low Power and Small Area 8 bit 200KS/s Synchronous Single-Ended SAR ADC [J].

Kim, Dongjin ;

Lee, Kang-Yoon .

2022 37TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2022), 2022, :641-643

[25] A design methodology for SAR ADC optimal redundancy bit [J].

Okazaki, Toru ;

Kanemoto, Daisuke ;

Pokharel, Ramesh ;

Yoshida, Keiji ;

Kanaya, Haruichi .

IEICE ELECTRONICS EXPRESS, 2014, 11 (10)

[26] Ultra Low Power 12-Bit SAR ADC for Wireless Sensing Applications [J].

Gudlavalleti, Raja Hari ;

Bose, Subash Chandra .

2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,

[27] AZIMUTH AMBIGUITY OF MULTI-CHANNEL SAR [J].

Ma, Xile ;

Sun, Zaoyu ;

Dong, Zhen ;

Huang, Haifeng .

2012 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM (IGARSS), 2012, :3807-3810

[28] Pipelining method for low-power and high-speed SAR ADC design [J].

Ziba Fazel ;

Saeed Saeedi ;

Mojtaba Atarodi .

Analog Integrated Circuits and Signal Processing, 2016, 87 :353-368

[29] Pipelining method for low-power and high-speed SAR ADC design [J].

Fazel, Ziba ;

Saeedi, Saeed ;

Atarodi, Mojtaba .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) :353-368

[30] Low Power SAR ADC Design with Digital Background Calibration Algorithm [J].

Li, Shouping ;

Chen, Jianjun ;

Liang, Bin ;

Guo, Yang .

SYMMETRY-BASEL, 2020, 12 (11) :1-11

← 1 2 3 4 5 →