A 110-MHz 84-dB CMOS programmable gain amplifier with integrated RSSI function

被引：55

作者：

Wu, CP ^{[1
]}

Tsao, HW

机构：

[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2005年 / 40卷 / 06期

关键词：

CMOS analog integrated circuits; CMOS RF transceiver integrated circuits; gain-programming logic; intermediate-frequency amplifiers; IF amplifier; programmable gain amplifier; received signal strength indicator (RSSI);

D O I：

10.1109/JSSC.2005.848023

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a CMOS programmable gain amplifier (PGA) that maintains a 3-dB bandwidth greater than 110 MHz and can provide an 84-dB gain control range with 1-dB step resolution. The PGA can also be operated in a low-power mode with 3-dB bandwidth greater than 71 MHz. Integrated with this PGA is a CMOS successive logarithmic detecting amplifier with a +/- 0.7-dB logarithmic accuracy over an 80-dB dynamic range. It achieves -83-dBm sensitivity and consumes 13 mA from a single 3-V supply in the normal power mode. The chip area, including pads, occupies 1.5 x 1.5 mm(2).

引用

页码：1249 / 1258

页数：10

共 10 条

[1] CHANG CW, 2000, THESIS NATL TAIWAN U
[2] Hastings A., 2001, ART ANALOG LAYOUT
[3] A CMOS LOGARITHMIC IF AMPLIFIER WITH UNBALANCED SOURCE-COUPLED PAIRS
KIMURA, K
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (01) : 78 - 83
[4] Low-jitter process-independent DLL and PLL based on self-biased techniques
Maneatis, JG
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1723 - 1732
[5] NASH E, 1999, LOGARITHMIC AMPLIFIE
[6] PIAZZA F, 1997, IEEE INT SOL STAT CI, P78
[7] *RF MICR DEV, 1999, RF2903
[8] *RF MICR DEV, TA0024
[9] TADJPOUR S, 1998, IEEE S VLSI CIRC, P86
[10] WU CP, 2003, P IEEE RFIC S JUN, P639

← 1 →