Reduction of Components in New Family of Diode Clamp Multilevel Inverter Ordeal to Induction Motor

被引:0
|
作者
Angamuthu, Rathinam [1 ]
Thangavelu, Karthikeyan [1 ]
Kannan, Ramani [1 ]
机构
[1] Paavai Engn Coll, Dept EEE, Namakkal, India
关键词
Multilevel inverter; APO-PWM; induction motor; total harmonic distortion; topology; DC SOURCES; VOLTAGE; TOPOLOGY; DRIVES; CONVERTERS;
D O I
10.5573/JSTS.2016.16.1.058
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the design and implementation of a new diode clamped multilevel inverter for variable frequency drive. The diode clamp multilevel inverter has been widely used for low power, high voltage applications due to its superior performance. However, it has some limitations such as increased number of switching devices and complex PWM control. In this paper, a new topology is proposed. New topology requires only (N-1) switching devices and (N-3) clamping diodes compared to existing topology. A modified APO-PWM control method is used to generate gate pulses for inverter. The proposed inverter topology is coupled with single phase induction motor and its performance is tested by MATLAB simulation. Finally, a prototype model has built and its performance is tested with single phase variable frequency drive.
引用
收藏
页码:58 / 69
页数:12
相关论文
共 50 条
  • [1] New series parallel switched multilevel inverter for a three phase induction motor
    Geetha, R.
    Ramaswamy, M.
    JOURNAL OF VIBRATION AND CONTROL, 2018, 24 (08) : 1440 - 1454
  • [2] Design and Analysis of New Multilevel Inverter Topology with Induction Motor Load
    Nithya, S.
    Balamurugan, C. R.
    Natarajan, S. P.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [3] A New Asymmetric Multilevel Inverter With Reduced Number of Components
    Yousofi-Darmian, Saeed
    Masoud Barakati, S.
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (04) : 4333 - 4342
  • [4] Induction Motor Fed from Multilevel Inverter Topology Incorporating Selective Harmonic Reduction
    Pradeep, R.
    Jaseerali, E. Y.
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 38 - +
  • [5] A New Asymmetrical Cascaded Multilevel Inverter with Reduced Number of Components
    Vijeh, Mahdi
    Samadaei, Emad
    Rezanejad, Mohammad
    Vahedi, Hani
    Al-Haddad, Kamal
    IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 4429 - 4433
  • [6] An Optimum and Reliable New Multilevel Inverter Topology for Open End Winding Induction Motor
    Fakruddin, M. Baba
    Chinmaya, K. A.
    Mudavath, Lalu
    2014 6th IEEE Power India International Conference (PIICON), 2014,
  • [7] Study of Multilevel Inverter Fed single phase Induction Motor
    Ahmed, Taiea. A.
    Ali, Ahmed I. M.
    Youssef, Abdelraheem
    Mohamed, Essam E. M.
    2018 TWENTIETH INTERNATIONAL MIDDLE EAST POWER SYSTEMS CONFERENCE (MEPCON), 2018, : 603 - 607
  • [8] FPGA Implementation of Diode Clamped Multilevel Inverter for Speed Control of Induction Motor
    Kuppuswamy, C. L.
    Raghavendiran, T. A.
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2018, 13 (01) : 362 - 371
  • [9] A new switch-diode cell-based single-phase cascaded multilevel inverter
    Mahato, Bidyut
    Majumdar, Saikat
    Jana, Kartick Chandra
    Babaei, Ebrahim
    Mohanta, Dushmanta Kumar
    SOFT COMPUTING, 2023, 27 (19) : 13719 - 13738
  • [10] New Hybrid Multilevel Inverter Fed Induction Motor Drive - A Diagnostic Study
    Ramani, K.
    Krishnan, A.
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2010, 5 (06): : 2562 - 2569