High-Speed Test of a Radix-2 Butterfly Processing Element for Fast Fourier Transforms Using SFQ Circuits

被引:5
作者
Miyaoka, Fumishige [1 ]
Kainuma, Toshiki [1 ]
Shimamura, Yasuhiro [1 ]
Yamanashi, Yuki [1 ]
Yoshikawa, Nobuyuki [1 ]
机构
[1] Yokohama Natl Univ, Dept Elect & Comp Engn, Yokohama, Kanagawa 2408501, Japan
关键词
Butterfly processing element; FFT; RSFQ; superconducting integrated circuits;
D O I
10.1109/TASC.2010.2094175
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Fast Fourier Transform(FFT) is extensively used in image processing, wireless communication, and other applications. Some applications that involve very complicated, real-time FFT processing require specialized hardware for performing high-speed FFT processing. We have been developing high-speed FFT processors based on single flux quantum (SFQ) circuit technology. In this study, we developed a butterfly processing element for FFT processors that uses SFQ circuits. The butterfly processing element consists of complex number adders, subtractors, and multipliers. The circuit structure was modified compared to that of previous SFQ FFT processors to reduce latency. Several buffer circuits were inserted in the multipliers to compensate for timing jitter accumulation and discrepancies due to signal propagation delay. We designed and implemented a four-bit bit-serial butterfly processing element that contains 5763 Josephson junctions using the ISTEC Nb 2.5-kA/cm(2) standard 2 process and the CONNECT cell library. Correct operation of the butterfly processing unit was experimentally confirmed at a clock frequency of 25 GHz.
引用
收藏
页码:823 / 826
页数:4
相关论文
共 9 条
[1]   Data-driven self-timed RSFQ high-speed test system [J].
Deng, ZJ ;
Yoshikawa, N ;
Whiteley, SR ;
VanDuzer, T .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (04) :3830-3833
[2]  
LIKHAREV KK, 1991, IEEE T APPL SUPERCON, V1, P1
[3]   IMPLEMENTATION OF A FFT RADIX 2 BUTTERFLY USING SERIAL RSFQ MULTIPLIER-ADDERS [J].
MUKHANOV, OA ;
KIRICHENKO, AF .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1995, 5 (02) :2461-2464
[4]   A 380 PS, 9.5 MW JOSEPHSON 4-KBIT RAM OPERATED AT A HIGH BIT YIELD [J].
NAGASAWA, S ;
HASHIMOTO, Y ;
NUMATA, H ;
TAHARA, S .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1995, 5 (02) :2447-2452
[5]  
PARK H, 2007, 11 INT SUP EL C ISEC
[6]   Effects of magnetic fields induced by bias currents on operation of RSFQ circuits [J].
Suzuki, M ;
Maezawa, M ;
Hirayama, F .
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2004, 412 :1576-1579
[7]   A new design approach for high-throughput arithmetic circuits for single-flux-quantum microprocessors [J].
Tanaka, Masamitsu ;
Yamanashi, Yuki ;
Kamiya, Yoshiaki ;
Akimoto, Aya ;
Irie, Naoki ;
Park, Hee-Joung ;
Fujimaki, Akira ;
Yoshikawa, Nobuyuki ;
Terai, Hirotaka ;
Yorozu, Shinichi .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2007, 17 (02) :516-519
[8]   Flexible superconducting passive interconnects with 50-Gb/s signal transmissions in single-flux-quantum circuits [J].
Yamada, T ;
Ryoki, H ;
Fujimaki, A ;
Yorozu, S .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (2A) :752-757
[9]   A single flux quantum standard logic cell library [J].
Yorozu, S ;
Kameda, Y ;
Terai, H ;
Fujimaki, A ;
Yamada, T ;
Tahara, S .
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2002, 378 (PART 2) :1471-1474