Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric

被引:83
作者
Yeo, YC [1 ]
Lu, Q
Ranade, P
Takeuchi, H
Yang, KJ
Polishchuk, I
King, TJ
Hu, C
Song, SC
Luan, HF
Kwong, DL
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Univ Calif Berkeley, Dept Mat Sci & Engn, Berkeley, CA 94720 USA
[3] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
CMOSFETs; dielectric materials; dual-metal gate; molybdenum; titanium; titanium compounds;
D O I
10.1109/55.919237
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report the first demonstration of a dual-metal gate complementary metal oxide semiconductor (CMOS technology using titanium (Ti) and molybdenum (Mo) as the gate electrodes for the N-metal oxide semiconductor field effect transistors (N-MOSFETs) and P-metal oxide semiconductor held effect transistors (P-MOSFETs), respectively. The gate dielectric stack consists of a silicon oxy-nitride interfacial layer and a silicon nitride (Si3N4) dielectric layer formed by a rapid-thermal chemical vapor deposition (RTCVD) process. C-V characteristics show negligible gate depletion. Carrier mobilities comparable to that predicted by the universal mobility model for silicon dioxide (SiO2) are observed.
引用
收藏
页码:227 / 229
页数:3
相关论文
共 11 条
[1]   Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects [J].
Chen, K ;
Hu, CM ;
Fang, P ;
Lin, MR ;
Wollesen, DL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) :1951-1957
[2]   The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's [J].
Cheng, BH ;
Cao, M ;
Rao, R ;
Inani, A ;
Voorde, PV ;
Greene, WM ;
Stork, JMC ;
Yu, ZP ;
Zeitzoff, PM ;
Woo, JCS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) :1537-1544
[3]  
Josse E., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P661, DOI 10.1109/IEDM.1999.824239
[4]   Dual-metal gate technology for deep-submicron CMOS transistors [J].
Lu, Q ;
Yee, YC ;
Ranade, P ;
Takeuchi, H ;
King, TJ ;
Hu, CM ;
Song, SC ;
Luan, HF ;
Kwong, DL .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :72-73
[5]   WORK FUNCTION OF ELEMENTS AND ITS PERIODICITY [J].
MICHAELSON, HB .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (11) :4729-4733
[6]   SiON/Ta2O5/TiN gate-stack transistor with 1.8nm equivalent SiO2 thickness [J].
Park, DG ;
Lu, Q ;
King, TJ ;
Hu, CM ;
Kalnitsky, A ;
Tay, SP ;
Cheng, CC .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :381-384
[7]  
RANADE P, 2000, P GAT STACK ISS SIL, V611
[8]   Schottky barrier heights of tantalum oxide, barium strontium titanate, lead titanate, and strontium bismuth tantalate [J].
Robertson, J ;
Chen, CW .
APPLIED PHYSICS LETTERS, 1999, 74 (08) :1168-1170
[9]  
Semiconductor Industry Association, 1999, INT TECHN ROADM SEM
[10]   Ultra thin (<20Å) CVD Si3N4 gate dielectric for deep-sub-micron CMOS devices [J].
Song, SC ;
Luan, HF ;
Chen, YY ;
Gardner, M ;
Fulford, J ;
Allen, M ;
Kwong, DL .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :373-376