Strained SOI technology for high-performance, low-power CMOS applications

被引：0

作者：

Takagi, S ^{[1
]}

Mizuno, T ^{[1
]}

Tezuka, T ^{[1
]}

Sugiyama, N ^{[1
]}

Numata, T ^{[1
]}

Usuda, K ^{[1
]}

Moriyama, Y ^{[1
]}

Nakaharai, S ^{[1
]}

Koga, J ^{[1
]}

Tanabe, A ^{[1
]}

Maeda, T ^{[1
]}

机构：

[1] ASET, MIRAI, Kawasaki, Kanagawa, Japan

来源：

2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：376 / +

页数：3

共 50 条

[41] Research Trends on Low-power, High-performance Superconducting Computer Technology [J].

Yoshikawa N. .

IEEJ Transactions on Fundamentals and Materials, 2022, 142 (01) :19-20

[42] A novel process-induced strained silicon (PSS) CMOS technology for high-performance applications [J].

Ko, CH ;

Ge, CH ;

Huang, CC ;

Fu, CY ;

Hsu, CP ;

Chen, CH ;

Chang, CH ;

Lu, JC ;

Yeo, YC ;

Lee, WC ;

Chi, MH .

2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS, 2005, :25-26

[43] High-performance low-power smart antenna for smart world applications [J].

Lysko, Albert A. ;

Mofolo, Mofolo .

2014 6TH INTERNATIONAL CONGRESS ON ULTRA MODERN TELECOMMUNICATIONS AND CONTROL SYSTEMS AND WORKSHOPS (ICUMT), 2014, :480-484

[44] Benchmarking nanotechnology for high-performance and low-power logic transistor applications [J].

Chau, R ;

Datta, S ;

Doczy, M ;

Doyle, B ;

Jin, J ;

Kavalieros, J ;

Majumdar, A ;

Metz, M ;

Radosavljevic, M .

IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :153-158

[45] Benchmarking nanotechnology for high-performance and low-power logic transistor applications [J].

Chau, R .

2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, :3-6

[46] Analogue design issues for low-power SOI CMOS [J].

RedmanWhite, W ;

Tenbroek, BM ;

Lee, MSL ;

Edwards, CF ;

Uren, MJ ;

Bunyan, RJT .

MICROELECTRONIC ENGINEERING, 1997, 39 (1-4) :167-177

[47] Ultra low-power CMOS IC using partially-depleted SOI technology [J].

Ebina, A ;

Kadowaki, T ;

Sato, Y ;

Yamaguchi, M .

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, :57-60

[48] A Low-Power mmWave CML Prescaler in 65nm SOI CMOS Technology [J].

Kim, Daeik D. ;

Cho, Choongyeun ;

Kim, Jonghae ;

Plouchart, Jean-Olivier ;

Lim, Daihyun .

2008 IEEE CSIC SYMPOSIUM, 2008, :178-+

[49] HIGH-PERFORMANCE BULK CMOS TECHNOLOGY WITH MILLISECOND ANNEALING AND STRAINED SI [J].

Sugii, T. ;

Ikeda, K. ;

Miyashita, T. .

16TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2008, 2008, :37-42

[50] Application of an SOI 0.12-μm CMOS technology to SoCs with low-power and high-frequency circuits [J].

Plouchart, JO ;

Zamdmer, N ;

Kim, J ;

Sherony, M ;

Tan, Y ;

Ray, A ;

Talbi, M ;

Wagner, LF ;

Wu, K ;

Lustig, NE ;

Narasimha, S ;

O'Neil, P ;

Phan, N ;

Rohn, M ;

Strom, J ;

Friend, DM ;

Kosonocky, SV ;

Knebel, DR ;

Kim, S ;

Jenkins, KA ;

Rivier, MM .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (5-6) :611-629

← 1 2 3 4 5 →