Strained SOI technology for high-performance, low-power CMOS applications

被引：0

作者：

Takagi, S ^{[1
]}

Mizuno, T ^{[1
]}

Tezuka, T ^{[1
]}

Sugiyama, N ^{[1
]}

Numata, T ^{[1
]}

Usuda, K ^{[1
]}

Moriyama, Y ^{[1
]}

Nakaharai, S ^{[1
]}

Koga, J ^{[1
]}

Tanabe, A ^{[1
]}

Maeda, T ^{[1
]}

机构：

[1] ASET, MIRAI, Kawasaki, Kanagawa, Japan

来源：

2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：376 / +

页数：3

共 50 条

[31] Low-Power High-Performance Logic Style for Low-Voltage CMOS Technologies [J].

Bozorgzadeh, Bardia ;

Zhian-Tabasy, Ehsan ;

Afzali-Kusha, Ali .

2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, :280-283

[32] High-performance strained-SOI CMOS devices using thin film SiGe-on-insulator technology [J].

Mizuno, T ;

Sugiyama, N ;

Tezuka, T ;

Numata, T ;

Takagi, S .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) :988-994

[33] Fully depleted CMOS/SOI device design guidelines for low-power applications [J].

Banna, SR ;

Chan, PCH ;

Chan, MS ;

Fung, SKH ;

Ko, PK .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (04) :754-761

[34] Partially depleted CMOS SOI technology for low power RF applications [J].

Tinella, C. ;

Gianesello, F. ;

Gloria, D. ;

Raynaud, C. ;

Delatte, P. ;

Engelstein, A. ;

Fournier, J. M. ;

Benech, Ph. ;

Jomaah, J. .

GAAS 2005: 13TH EUROPEAN GALLIUM ARSENIDE AND OTHER COMPOUND SEMICONDUCTORS APPLICATION SYMPOSIUM, CONFERENCE PROCEEDINGS, 2005, :101-104

[35] Low-power high-performance non-binary CMOS arithmetic circuits [J].

Lin, R .

2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, :477-486

[36] Deep-submicron CMOS technologies for low-power and high-performance operation [J].

Deura, Manabu ;

Nara, Yasuo ;

Yamazaki, Tatsuya ;

Gotoh, Kenichi ;

Ohtake, Fumio ;

Kurata, Hajime ;

Sugii, Toshihiro .

Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1996, 79 (11) :1-9

[37] Exploring SOI device structures and interconnect architectures for low-power high-performance circuits [J].

Zhang, R ;

Roy, K ;

Koh, CK ;

Janes, DB .

IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (04) :137-145

[38] Deep-submicron CMOS technologies for low-power and high-performance operation [J].

Deura, M ;

Nara, Y ;

Yamazaki, T ;

Gotoh, K ;

Ohtake, F ;

Kurata, H ;

Sugii, T .

ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (11) :1-9

[39] A Novel, Low-Cost Deep Trench Decoupling Capacitor for High-Performance, Low-Power Bulk CMOS Applications [J].

Pei, Chengwen ;

Booth, Roger ;

Ho, Herbert ;

Kusaba, Naoyoshi ;

Li, Xi ;

Brodsky, MaryJane ;

Parries, Paul ;

Shang, Huiling ;

Divakaruni, Rama ;

Iyer, Subramanian .

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, :1138-1141

[40] Performance Analysis of ESD Structures in 130 nm CMOS Technology for Low-Power Applications [J].

Nagy, Lukas ;

Chvala, Ales ;

Marek, Juraj ;

Potocny, Miroslav ;

Stopjakova, Viera .

2019 29TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2019, :28-33

← 1 2 3 4 5 →