共 23 条
- [1] Agarwal S., 2020, ACM T EARTHED CAMPUS, V20
- [2] LiNoVo: Longevity Enhancement of Non-Volatile Last Level Caches in Chip Multiprocessors [J]. 2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 194 - 199
- [4] ReAct: A System for Recommending Actions for Rapid Resolution of IT Service Incidents [J]. PROCEEDINGS 2016 IEEE INTERNATIONAL CONFERENCE ON SERVICES COMPUTING (SCC 2016), 2016, : 1 - 8
- [5] Ahn J, 2014, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2014.6835944
- [6] 2 MB Array-Level Demonstration of STT-MRAM Process and Performance Towards L4 Cache Applications [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
- [8] Arcaro S, 2014, INT DES TEST SYMP, P67, DOI 10.1109/IDT.2014.7038589
- [9] The PARSEC Benchmark Suite: Characterization and Architectural Implications [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 72 - 81
- [10] Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718