A 250-ps time-resolution CMOS multihit time-to-digital converter for nuclear physics experiments

被引:18
作者
Bigongiari, F [1 ]
Roncella, R [1 ]
Saletti, R [1 ]
Terreni, P [1 ]
机构
[1] Univ Pisa, Dipartimento Ingn Informaz, I-56126 Pisa, Italy
关键词
application specific integrated circuit; delay lines; delay lock loop; time measurements;
D O I
10.1109/23.757192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a CMOS realization of a time-to-digital converter (TDC) for nuclear physics experiments. An innovative and robust architecture, already used in a previous TDC version with 1 ns of bin size, has been adopted and improved with the aim to achieve a 500-ps bin size. The TDC has eight input channels plus a common channel. It can store up to 32 events per channel with a double-hit resolution of 8 ns. It can realize common-start and common-stop operations. It has 4.2 ms of input range with a 125-MHz system clock, The chip uses an asynchronous interpolator system based on a delay-locked Line to increase the coarse resolution. It has been fabricated in a double-metal single poly n-well, 1-mu m CMOS process with an area of about 77 mm(2). Measurements show that the TDC has better performance compared to similar devices, especially the time resolution below 250 ps.
引用
收藏
页码:73 / 77
页数:5
相关论文
共 10 条
  • [1] Multihit multichannel time-to-digital converter with ±1% differential nonlinearity and near optimal time resolution
    Andreani, P
    Bigongiari, F
    Roncella, R
    Saletti, R
    Terreni, P
    Bigongiari, A
    Lippi, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (04) : 650 - 656
  • [2] A CMOS 4-CHANNEL X 1K TIME MEMORY LSI WITH 1-NS/B RESOLUTION
    ARAI, Y
    MATSUMURA, T
    ENDO, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) : 359 - 364
  • [3] A time digitizer CMOS gate-array with a 250 ps time resolution
    Arai, Y
    Ikeno, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 212 - 220
  • [4] AN INTEGRATED CMOS 0.15 NS DIGITAL TIMING GENERATOR FOR TDCS AND CLOCK DISTRIBUTION-SYSTEMS
    CHRISTIANSEN, J
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1995, 42 (04) : 753 - 757
  • [5] MTD132 - A NEW SUBNANOSECOND MULTI-HIT CMOS TIME-TO-DIGITAL CONVERTER
    KLEINFELDER, S
    MAJORS, TJ
    BLUMER, KA
    FARR, W
    MANOR, B
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (02) : 97 - 101
  • [6] *LECR CO, 1991, AN50 LECR CO
  • [7] AN INTEGRATED 16-CHANNEL CMOS TIME TO DIGITAL CONVERTER
    LJUSLIN, C
    CHRISTIANSEN, J
    MARCHIORO, A
    KLINGSHEIM, O
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (04) : 1104 - 1108
  • [8] A LOW-POWER CMOS TIME-TO-DIGITAL CONVERTER
    RAISANENRUOTSALAINEN, E
    RAHKONEN, T
    KOSTAMOVAARA, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (09) : 984 - 990
  • [9] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip
    Santos, DM
    Dow, SF
    Flasck, JM
    Levi, ME
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 1717 - 1719
  • [10] A VME 32 channel pipeline TDC module with TMC LSIs
    Shirasu, H
    Arai, Y
    Ikeno, M
    Murata, T
    Emura, T
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 1799 - 1803