An AC-3/MPEG multi-standard audio decoder IC

被引：0
|
作者：
Li, S
Rowlands, J
Ng, P
Gill, M
Youm, DS
Kam, D
Song, SW
Look, P
机构：
来源：
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1997年
关键词：
D O I：
10.1109/CICC.1997.606622
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The emerging digital audio compression technology brings both an opportunity and a new challenge to IC design. High quality multichannel audio is quickly becoming an indispensable part of an entertainment system. The algorithms used in the compression technology result in complex VLSI IC's. The work presented in this paper is about the design of a dedicated, high precision, and low cost AC3/MPEG multi-standard audio decoder. The audio IC's hardware and software architecture, as well as design and simulation/verification methodology are discussed in detail.
引用
收藏
页码：245 / 248
页数：4
相关论文
共 50 条
  • [31] A 62.5Gb/s multi-standard SerDes IC
    Partovi, H
    Evans, B
    Wilson, T
    Shelton, S
    Naviasky, E
    Sanjeevi, E
    Wen, YL
    Gopalakrishnan, K
    Chokkalingam, S
    Thompson, H
    Casas, M
    Ye, LT
    Hufford, M
    Qiu, YJ
    Williams, M
    James, J
    Baldisserotto, A
    White, S
    Williams, S
    Georgantas, D
    Gray, T
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 585 - 588
  • [32] High Performance Reconfigurable Viterbi Decoder Design for Multi-Standard Receiver
    Mostafa, Khloud
    Hussein, Aziza
    Youness, Hassan
    Moness, Mohammed
    2016 33RD NATIONAL RADIO SCIENCE CONFERENCE (NRSC), 2016, : 249 - 256
  • [33] A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture
    Charot, Francois
    Wolinski, Christophe
    Fau, Nicolas
    Hamon, Francois
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 314 - +
  • [34] A Multi-standard Viterbi Decoder for Mobile Applications Using A Reconfigurable Architecture
    Niktash, Afshin
    Parizi, Hooman T.
    Bagherzadeh, Nader
    2006 IEEE 64TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2006, : 816 - 820
  • [35] A Highly Efficient Inverse Transform Architecture for Multi-Standard HDTV Decoder
    Zhang, Hang
    Liu, Peilin
    Hong, Yu
    Zhou, Dajiang
    Goto, Satoshi
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 525 - +
  • [36] A multi-standard reconfigurable Viterbi Decoder using embedded FPGA blocks
    Bissi, Lucia
    Placidi, Pisana
    Baruffa, Giuseppe
    Scorzoni, Andrea
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 146 - +
  • [37] Design of transform and quantization circuit for multi-standard integrated video decoder
    Lee, Seonyoung
    Cho, Kyeongsoon
    2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 181 - 186
  • [38] A multi-standard channel-decoder for base-station applications
    Vogt, T
    Wehn, N
    Alves, P
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 192 - 197
  • [39] Dolby-certified AC-3 IC powers consumer products
    Coyle, A
    EDN, 1996, 41 (13) : 32 - 32
  • [40] Design and implementation of the MPEG-2 multi-channel audio decoder
    Han, YT
    Koh, JS
    Kwon, SH
    Yoo, SK
    Youn, DH
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (06) : 759 - 763
12345