The Impact of Fringing Field on the Device Performance of a p-Channel Tunnel Field-Effect Transistor With a High-k Gate Dielectric

被引:26
作者
Mallik, Abhijit [1 ]
Chattopadhyay, Avik [1 ]
机构
[1] Univ Calcutta, Dept Elect Sci, Kolkata 700009, India
关键词
Band-to-band tunneling (BTBT); fringe-induced barrier lowering (FIBL); fringing field; high- and low-k dielectrics; tunnel field-effect transistor (TFET); IMPROVEMENT; FET;
D O I
10.1109/TED.2011.2173937
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Detailed investigation, with the help of extensive device simulations, of the effects of varying the dielectric constant k of the gate dielectric on the device performance of a p-channel tunnel field-effect transistor (p-TFET) is reported for the first time in this paper. It is observed that the fringing field arising out of a high-k gate dielectric degrades the device performance of a p-TFET, which is in contrast with its n-channel counterpart of a similar structure, where the same has been reported to yield better performance. The impact of the fringing field is found to be larger for a p-TFET with higher source doping. It is also found that the qualitative nature of the impact of the fringing field does not change with dimension scaling. On the other hand, the higher electric field due to increased oxide capacitance is found to be beneficial for a p-TFET when a high-k gate dielectric is used in it, as expected. It is also found that a low-k spacer is beneficial for a p-TFET, similar to that reported for an n-TFET of similar structure.
引用
收藏
页码:277 / 282
页数:6
相关论文
共 22 条
[1]   Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric [J].
Anghel, Costin ;
Chilagani, Prathyusha ;
Amara, Amara ;
Vladimirescu, Andrei .
APPLIED PHYSICS LETTERS, 2010, 96 (12)
[2]   Lateral interband tunneling transistor in silicon-on-insulator [J].
Aydin, C ;
Zaslavsky, A ;
Luryi, S ;
Cristoloveanu, S ;
Mariolle, D ;
Fraboulet, D ;
Deleonibus, S .
APPLIED PHYSICS LETTERS, 2004, 84 (10) :1780-1782
[3]   Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :909-917
[4]   Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp+ layer [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (7A) :4073-4078
[5]   Vertical tunnel field-effect transistor [J].
Bhuwalka, KK ;
Sedlmaier, S ;
Ludsteck, AK ;
Tolksdorf, A ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :279-282
[6]   A new definition of threshold voltage in Tunnel FETs [J].
Boucart, Kathy ;
Ionescu, Adrian Mihai .
SOLID-STATE ELECTRONICS, 2008, 52 (09) :1318-1323
[7]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[8]   Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor [J].
Chattopadhyay, Avik ;
Mallik, Abhijit .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) :677-683
[9]   The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's [J].
Cheng, BH ;
Cao, M ;
Rao, R ;
Inani, A ;
Voorde, PV ;
Greene, WM ;
Stork, JMC ;
Yu, ZP ;
Zeitzoff, PM ;
Woo, JCS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) :1537-1544
[10]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745