Optimizing Motion Estimation with an ReRAM-Based PIM Architecture

被引:0
|
作者
Liu, Bing [1 ]
Shen, Zhaoyan [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
机构
[1] Shandong Univ, Binhai Rd 72, Qingdao, Peoples R China
关键词
Processing-in-Memory; Motion estimation; ReRAM;
D O I
10.1007/978-3-030-59016-1_24
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Motion estimation (ME) is an HEVC process for determining motion vectors that describe the blocks transformation direction from one frame to a future adjacent frame in a video sequence. ME is a memory and computationally intensive process which consumes more than 50% of the total running time of HEVC. To remedy the memory and computation challenges, in this paper, we present ReME, a highly paralleled Processing-In-Memory accelerator for ME based on ReRAM. In ReME, the space of ReRAM is separated into storage engine and ME processing engine. The storage engine acts as the conventional memory to store video frames and intermediate data while the processing engine is for ME computation. Each ME processing engine in ReME consists of a SAD (Sum of Absolute Differences) model, an interpolation model, and a SATD (Sum of Absolute Transformed Difference) model that transfer ME functions into ReRAM-based logic analog computation units. ReME further cooperates these basic computation units to perform ME processes in a highly parallel manner. Simulation results show that the proposed ReME accelerator significantly outperforms other implementations with time consuming and energy saving.
引用
收藏
页码:285 / 297
页数:13
相关论文
共 50 条
  • [1] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [2] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [3] ReHy: A ReRAM-Based Digital/Analog Hybrid PIM Architecture for Accelerating CNN Training
    Jin, Hai
    Liu, Cong
    Liu, Haikun
    Luo, Ruikun
    Xu, Jiahong
    Mao, Fubing
    Liao, Xiaofei
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (11) : 2872 - 2884
  • [4] PASGCN: An ReRAM-Based PIM Design for GCN With Adaptively Sparsified Graphs
    Yang, Tao
    Li, Dongyue
    Ma, Fei
    Song, Zhuoran
    Zhao, Yilong
    Zhang, Jiaxi
    Liu, Fangxin
    Jiang, Li
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (01) : 150 - 163
  • [5] PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network Acceleration
    Yang, Tao
    Li, Dongyue
    Han, Yibo
    Zhao, Yilong
    Liu, Fangxin
    Liang, Xiaoyao
    He, Zhezhi
    Jiang, Li
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 583 - 588
  • [6] FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
    Dhingra, Pratyush
    Ogbogu, Chukwufumnanya
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Kalyanaraman, Ananth
    Pande, Partha Pratim
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [7] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [8] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620
  • [9] PRAP-PIM: A weight pattern reusing aware pruning method for ReRAM-based PIM DNN accelerators
    Shen, Zhaoyan
    Wu, Jinhao
    Jiang, Xikun
    Zhang, Yuhao
    Ju, Lei
    Jia, Zhiping
    HIGH-CONFIDENCE COMPUTING, 2023, 3 (02):
  • [10] Mathematical Framework for Optimizing Crossbar Allocation for ReRAM-based CNN Accelerators
    Li, Wanqian
    Han, Yinhe
    Chen, Xiaoming
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (01)