Low-power SRAMs in nanoscale CMOS technologies

被引：16
作者：
Zhang, Kevin [1 ]
Hamzaoglu, Fatih [1 ]
Wang, Yih [1 ]
机构：
[1] Intel Corp, Hillsboro, OR 97124 USA
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 01期
关键词：
cache; low-power circuits; static random access memory (SRAM);
D O I：
10.1109/TED.2007.911356
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As CMOS technology scaling is advancing beyond 100 nm, it has become increasingly difficult to meet the power and performance goals for various product applications while achieving aggressive area scaling in static random access memory (SRAM) development. This paper addresses many of the most pressing challenges in today's SRAM design from perspectives of both process technology optimization and design innovation. Key process tradeoff and optimization along with the advanced circuit design techniques for power management and low-voltage operation are discussed.
引用
收藏
页码：145 / 151
页数：7
相关论文
共 28 条
[21]  
Thompson S, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P61, DOI 10.1109/IEDM.2002.1175779
[22]   Dynamic sleep transistor and body bias for active leakage power control of microprocessors [J].
Tschanz, JW ;
Narendra, SG ;
Ye, YB ;
Bloechel, BA ;
Borkar, S ;
De, V .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) :1838-1845
[23]  
Utsumi K, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P216
[24]   Dynamic-Vt dual-power-supply SRAM cell using D2G-SOI for low-power SoC application [J].
Yamaoka, M ;
Osada, K ;
Itoh, K ;
Tsuchiya, R ;
Kawahara, T .
2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, :109-111
[25]   0.4-v logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage scheme [J].
Yamaoka, M ;
Osada, K ;
Ishibashi, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (06) :934-940
[26]  
YAMAOKA M, 2004, P ISSCC FEB, V542, P494
[27]   A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply [J].
Zhang, K ;
Bhattacharya, U ;
Chen, ZP ;
Hamzaoglu, F ;
Murray, D ;
Vallepalli, N ;
Wang, Y ;
Zheng, B ;
Bohr, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) :146-151
[28]   SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction [J].
Zhang, K ;
Bhattacharya, U ;
Chen, ZP ;
Hamzaoglu, F ;
Murray, D ;
Vallepalli, N ;
Wang, Y ;
Zheng, B ;
Bohr, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) :895-901
123