共 28 条
[2]
[Anonymous], P IEEE ISSCC FEB
[3]
A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:657-660
[5]
A pico-joule class, 1 GHz, 32 KByte x 64b DSP SRAM with self reverse bias
[J].
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2003,
:251-252
[6]
Clark LT, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P7, DOI 10.1109/LPE.2002.1029503
[7]
Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors
[J].
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2000,
:174-175
[8]
Horowitz M, 2005, INT EL DEVICES MEET, P11
[9]
Jan CH, 2005, INT EL DEVICES MEET, P65
[10]
Two orders of magnitude leakage power reduction of low voltage SRAM's by row-by-row dynamic VDD control (RRDV) scheme
[J].
15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS,
2002,
:381-385