Geometry Induced Crosstalk Reduction in CNT Interconnects for VLSI Circuits

被引:0
|
作者
Sathyakam, P. Uma [1 ]
Singh, Paridhi [1 ]
Bhardwaj, Priyamanga [1 ]
Mallick, P. S. [1 ]
机构
[1] VIT Univ, Sch Elect Engn, Vellore 632014, Tamil Nadu, India
关键词
Carbon Nanotubes; Interconnects; Geometry; Crosstalk; Delay; CARBON NANOTUBE INTERCONNECTS; BUNDLE INTERCONNECTS; DELAY;
D O I
10.1166/asl.2018.12195
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
This paper proposes novel triangular cross sectioned geometry of carbon nanotube (CNT) bundles for crosstalk and hence, delay reduction in CNT bundle interconnects for VLSI circuits. We formulate the equivalent single conductor (ESC) transmission line models of the interconnects and show that the coupling capacitance of triangular bundle is 29% lesser than the traditionally used square bundles of carbon nanotube interconnects. We further simulate the proposed ESC models of capacitively coupled CNT bundle interconnects using Smart SPICE and find that the crosstalk induced delay of triangular interconnects is 30% lesser as compared to square bundle interconnects. The reduction in delay is found to increase as the number of CNTs increase in the bundle. From these results, we suggest that triangle cross-sectioned CNT bundles are the most suitable candidates as global interconnects.
引用
收藏
页码:5778 / 5784
页数:7
相关论文
共 50 条
  • [1] Geometry-Based Crosstalk Reduction in CNT Interconnects
    Sathyakam, P. Uma
    Mallick, P. S.
    Singh, Paridhi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (06)
  • [2] Crosstalk Analysis in CNT Bundle Interconnects for VLSI Application
    Rai, Mayank Kumar
    Khanna, Rajesh
    Sarkar, Sankar
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2014, 9 (04) : 391 - 397
  • [3] Inter-CNT capacitance in mixed CNT bundle interconnects for VLSI circuits
    Sathyakam, P. Uma
    Mallick, P. S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (10) : 1439 - 1447
  • [4] Crosstalk Reduction by Voltage Scaling in Global VLSI Interconnects
    Kaushik, B. K.
    Sarkar, S.
    Agarwal, R. P.
    Joshi, R. C.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2007, 2 (03): : 199 - 221
  • [5] Crosstalk noise model for shielded interconnects in VLSI-based circuits
    Zhang, JM
    Friedman, EG
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 243 - 244
  • [6] Role of Semiconducting Carbon Nanotubes in Crosstalk Reduction of CNT Interconnects
    Sathyakam, P. Uma
    Karthikeyan, A.
    Mallick, P. S.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (05) : 662 - 664
  • [7] Mixed CNT Bundles as VLSI Interconnects
    Karthikeyan
    Mallick, P. S.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 987 - 990
  • [8] Voltage scaling - a novel approach for crosstalk reduction in global VLSI interconnects
    Kaushik, B. K.
    Sarkar, S.
    Agarwal, R. P.
    Joshi, R. C.
    MICROELECTRONICS INTERNATIONAL, 2007, 24 (01) : 40 - 45
  • [9] Analysis and minimization of crosstalk noise in copper interconnects for high-speed VLSI circuits
    Rajendra Naik Bhukya
    Raju Mudavath
    CSI Transactions on ICT, 2019, 7 (2) : 81 - 86
  • [10] Bus encoder design for crosstalk and power reduction in RLC modelled VLSI interconnects
    Verma, S. K.
    Kaushik, B. K.
    JOURNAL OF ENGINEERING DESIGN AND TECHNOLOGY, 2015, 13 (03) : 486 - 498