共 50 条
- [2] ISTA: An Embedded Architecture for Post-silicon Validation in Processors 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 593 - 596
- [3] On automated trigger event generation in post-silicon validation 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1328 - 1331
- [4] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
- [5] Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 422 - 431
- [6] A path-based methodology for post-silicon timing validation ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 713 - 720
- [7] A Randomized Methodology for Post-Silicon Validation of CAN and other Communication Modules 2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 886 - 890
- [8] Post-Silicon Validation Methodology for Resource-Constrained Neuromorphic Hardware IECON 2020: THE 46TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2020, : 3836 - 3840
- [9] Interconnection Fabric Design for Tracing Signals in Post-Silicon Validation DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 352 - 357