Automatic mask adaptation of CMOS-compatible micromachined devices using their finite element model

被引:0
作者
Lang, M [1 ]
Glesner, M [1 ]
机构
[1] Tech Univ Darmstadt, Inst Microelect Syst, D-64287 Darmstadt, Germany
关键词
D O I
10.1088/0960-1317/8/2/031
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports on an extension of a FEM-to-layout converter which gives the designer of microsystems the opportunity to adapt existing microsystems on the structural level towards personal requirements. This tool enables the designer to change the properties of such microsystems on the level of a finite element model. After the accomplishment of the changes, the corresponding masks of these devices are adapted automatically on the layout level, so that it is not necessary for the designer to have knowledge of the specific layers which are necessary to fabricate these devices and, therefore, have to be adapted.
引用
收藏
页码:165 / 167
页数:3
相关论文
共 50 条
[21]   Opportunities and integration challenges for CMOS-compatible silicon photonic and optoelectronic devices [J].
Salib, M ;
Morse, M ;
Paniccia, M .
2004 IST IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, 2004, :1-3
[22]   Plasmonic Modulator Using CMOS-Compatible Material Platform [J].
Babicheva, Viktoriia E. ;
Kinsey, Nathaniel ;
Naik, Gururaj V. ;
Ferrera, Marcello ;
Lavrinenko, Andrei V. ;
Shalaev, Vladimir M. ;
Boltasseva, Alexandra .
2014 8TH INTERNATIONAL CONGRESS ON ADVANCED ELECTROMAGNETIC MATERIALS IN MICROWAVES AND OPTICS (METAMATERIALS), 2014,
[23]   Electrostatic Microelectromechanical Logic Devices Made by CMOS-compatible Surface Micromachining [J].
Mita M. ;
Ataka M. ;
Toshiyoshi H. .
IEEJ Transactions on Sensors and Micromachines, 2020, 140 (01) :2-13
[24]   CMOS-Compatible Zero-Mask One Time Programmable (OTP) Memory Design [J].
Chan, Wan Tim ;
Ng, K. P. ;
Lee, M. C. ;
Kwong, K. C. ;
Li, Lin ;
Ng, Ricky M. Y. ;
Man, Tsz Yin ;
Chan, Mansun .
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, :861-864
[25]   CMOS-Compatible Top-Down Fabrication of Periodic SiO2 Nanostructures using a Single Mask [J].
Meng, Lingkuan ;
Gao, Jianfeng ;
He, Xiaobin ;
Li, Junjie ;
Wei, Yayi ;
Yan, Jiang .
NANOSCALE RESEARCH LETTERS, 2015, 10
[26]   CMOS-Compatible Top-Down Fabrication of Periodic SiO2 Nanostructures using a Single Mask [J].
Lingkuan Meng ;
Jianfeng Gao ;
Xiaobin He ;
Junjie Li ;
Yayi Wei ;
Jiang Yan .
Nanoscale Research Letters, 2015, 10
[27]   CMOS-compatible fabrication of room-temperature single-electron devices [J].
Vishva Ray ;
Ramkumar Subramanian ;
Pradeep Bhadrachalam ;
Liang-Chieh Ma ;
Choong-Un Kim ;
Seong Jin Koh .
Nature Nanotechnology, 2008, 3 :603-608
[28]   Fabrication of Ge:Ga Hyperdoped Materials and Devices Using CMOS-Compatible Ga and Ge Hydride Chemistries [J].
Xu, Chi ;
Wallace, Patrick M. ;
Ringwala, Dhruve A. ;
Menendez, Jose ;
Kouvetakis, John .
ACS APPLIED MATERIALS & INTERFACES, 2018, 10 (43) :37198-37206
[29]   Beyond TFET: Alternative Mechanisms for CMOS-Compatible Sharp-Switching Devices [J].
Cristoloveanu, S. ;
Wan, J. ;
Ferrari, P. ;
Bawedin, M. ;
Navarro, C. ;
Le Royer, C. ;
Villalon, A. ;
Fenouillet-Beranger, C. ;
Zaslavsky, A. ;
Solaro, Y. ;
Fonteneau, P. .
2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
[30]   CMOS-compatible fabrication of room-temperature single-electron devices [J].
Ray, Vishva ;
Subramanian, Ramkumar ;
Bhadrachalam, Pradeep ;
Ma, Liang-Chieh ;
Kim, Choong-Un ;
Koh, Seong Jin .
NATURE NANOTECHNOLOGY, 2008, 3 (10) :603-608