An integratable dual metal gate CMOS process using an ultrathin aluminum nitride buffer layer

被引:18
作者
Park, CS [1 ]
Cho, BJ
Kwong, DL
机构
[1] Natl Univ Singapore, Silicon Nano Device Lab, Dept Elect & Comp Engn, Singapore, Singapore
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78726 USA
关键词
aluminum nitride; CMOS; dual metal gates; workfunction;
D O I
10.1109/LED.2003.812548
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose and demonstrate a novel approach for dual metal gate CMOS process integration through the use of a very thin aluminum nitride (AlNx) buffer layer between metal and gate oxide. This buffer layer prevents the gate oxide from being exposed to a metal etching process which potentially causes oxide thinning and damage. Subsequent annealing consumes the very thin AlNx layer and converts it into a new metal alloy film by reacting with gate metals, resulting in no increase in EOT due to this buffer layer. The work function of the original gate metal is also modified as a result of its reaction with AlNx, making this approach extremely attractive for engineering the work function for dual metal gate CMOS applications.
引用
收藏
页码:298 / 300
页数:3
相关论文
共 10 条
[1]  
Choi YK, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P259, DOI 10.1109/IEDM.2002.1175827
[2]   Self-aligned ultra thin HfO2CMOS transistors with high quality CVD TaN gate electrode [J].
Lee, CH ;
Lee, JJ ;
Bai, WP ;
Bac, S ;
Sim, JH ;
Lei, X ;
Clark, RD ;
Harada, Y ;
Niwa, M ;
Kwong, DL .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :82-83
[3]   An adjustable work function technology using Mo gate for CMOS devices [J].
Lin, R ;
Lu, Q ;
Ranade, P ;
King, TJ ;
Hu, CM .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) :49-51
[4]  
PARK DG, 2001, IEDM, P671
[5]   Dual work function metal gate CMOS technology using metal interdiffusion [J].
Polishchuk, I ;
Ranade, P ;
King, TJ ;
Hu, CM .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (09) :444-446
[6]  
Semiconductor Industry Association, 2001, INT TECHN ROADM SEM
[7]  
Suh YS, 2001, 2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P47, DOI 10.1109/VLSIT.2001.934940
[8]   Chemical reaction concerns of gate metal with gate dielectric in Ta gate MOS devices:: An effect of self-sealing barrier configuration interposed between Ta and SiO2 [J].
Ushiki, T ;
Kawai, K ;
Ohshima, I ;
Ohmi, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (11) :2201-2207
[9]  
YASUMOTO T, 1993, NIPPON SERAM KYO GAK, V101, P969
[10]  
Zolper J. C., 1997, SOLID STATE ELECT, V41, P1947